메뉴 건너뛰기




Volumn 48, Issue 20-22, 2003, Pages 2975-2985

Electrochemical processing technologies in chip fabrication: Challenges and opportunities

Author keywords

Area array chip package interconnection; Chip fabrication; Cu metallization; Dual Damascene electroplating; Electrochemical processing technologies; Flip chip technology; Microprocessor

Indexed keywords

ELECTROCHEMISTRY; ELECTROMIGRATION; FLIP CHIP DEVICES; METALLIZING; MICROELECTRONICS;

EID: 0041467481     PISSN: 00134686     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0013-4686(03)00363-3     Document Type: Conference Paper
Times cited : (67)

References (41)
  • 6
    • 0042028935 scopus 로고    scopus 로고
    • Intel Press Release, Hillsboro, OR, 13 August 2002
    • Intel Press Release, Hillsboro, OR, 13 August 2002.
  • 8
    • 0043030683 scopus 로고    scopus 로고
    • D.C. Edelestein, Tech. Digest. IEEE Intl. Electron Devices Conference, 1997, p. 773; IBM Res. Magazine, No. 4 (1997) 16.
    • (1997) IBM Res. Magazine , vol.4 , pp. 16
  • 24
    • 0041527795 scopus 로고    scopus 로고
    • Intel's 90 nm technology: Moore's law and more
    • Fall
    • M.T. Bohr, Intel's 90 nm technology: Moore's law and more, Intel Developer Forum, Fall 2002.
    • (2002) Intel Developer Forum
    • Bohr, M.T.1
  • 33
    • 0042529745 scopus 로고    scopus 로고
    • US Patent no. 5,543,032, 6 August 1996
    • M. Datta, R.V. Shenoy, US Patent no. 5,543,032, 6 August 1996.
    • Datta, M.1    Shenoy, R.V.2
  • 40
    • 0043030675 scopus 로고    scopus 로고
    • ACM Research Inc., press announcement, July 2001.
    • ACM Research Inc., press announcement, July 2001.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.