메뉴 건너뛰기




Volumn 13, Issue 2 I, 2003, Pages 91-94

Light-anodization process for high-Jc micron and submicron superconducting junction and integrated circuit fabrication

Author keywords

Anodization; Fabrication; Integrated circuits; Superconducting devices

Indexed keywords

ANODIC OXIDATION; COST EFFECTIVENESS; CRITICAL CURRENT DENSITY (SUPERCONDUCTIVITY); ETCHING; JOSEPHSON JUNCTION DEVICES; LEAKAGE CURRENTS; MASKS;

EID: 0041441132     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2003.813652     Document Type: Conference Paper
Times cited : (25)

References (17)
  • 1
    • 0003904982 scopus 로고
    • New York: Academic Press, ch. 2-4
    • L. Young, Anodic Oxide Films. New York: Academic Press, 1961, vol. 15, ch. 2-4.
    • (1961) Anodic Oxide Films , vol.15
    • Young, L.1
  • 3
    • 0000511869 scopus 로고
    • Selective niobium anodization process for fabricating Josephson tunnel junctions
    • Aug.
    • H. Kroger, L. N. Smith, and D. W. Julie, "Selective niobium anodization process for fabricating Josephson tunnel junctions," Appl. Phys. Lett., vol. 39, pp. 280-282, Aug. 1981.
    • (1981) Appl. Phys. Lett. , vol.39 , pp. 280-282
    • Kroger, H.1    Smith, L.N.2    Julie, D.W.3
  • 4
    • 36749108668 scopus 로고
    • High quality refractory tunnel junctions utilizing thin aluminum layers
    • March
    • M. Gurvitch, M. A. Washington, and H. A. Huggins, "High quality refractory tunnel junctions utilizing thin aluminum layers," Appl. Phys. Lett., vol. 42, pp. 472-474, March 1983.
    • (1983) Appl. Phys. Lett. , vol.42 , pp. 472-474
    • Gurvitch, M.1    Washington, M.A.2    Huggins, H.A.3
  • 8
    • 0041777108 scopus 로고
    • x/Nb Josephson junction
    • Aug.
    • x/Nb Josephson junction," J. Appl. Phys., vol. 64, pp. 1586-1588, Aug. 1988.
    • (1988) J. Appl. Phys. , vol.64 , pp. 1586-1588
    • Imamura, T.1    Hasuo, S.2
  • 9
    • 0026116641 scopus 로고
    • RHEA (Resist-hardened etch and anodization) process for fine- geometry Josephson junction fabrication
    • March
    • L. P. S. Lee, E. R. Arambula, G. Hanaya, C. Dang, R. Sandell, and H. Chan, "RHEA (Resist-hardened etch and anodization) process for fine- geometry Josephson junction fabrication," IEEE Trans. Magn., vol. MAG-27, pp. 3133-3136, March 1991.
    • (1991) IEEE Trans. Magn. , vol.MAG-27 , pp. 3133-3136
    • Lee, L.P.S.1    Arambula, E.R.2    Hanaya, G.3    Dang, C.4    Sandell, R.5    Chan, H.6
  • 10
    • 0032659522 scopus 로고    scopus 로고
    • x/Nb integrated circuits using low temperature and low stress ECR PECVD silicon oxide films
    • June
    • x/Nb integrated circuits using low temperature and low stress ECR PECVD silicon oxide films," IEEE Trans. Appl. Superconduct., vol. 9, pp. 3208-3211, June 1999.
    • (1999) IEEE Trans. Appl. Superconduct. , vol.9 , pp. 3208-3211
    • Meng, X.1    Bhat, A.2    Van Duzer, T.3
  • 11
  • 13
    • 0036732063 scopus 로고    scopus 로고
    • A hybrid Nb/CMOS integration process for superconducting tunnel junction imaging arrays
    • Sept., to be published
    • A. Wong, X. Meng, and T. Van Duzer, "A hybrid Nb/CMOS integration process for superconducting tunnel junction imaging arrays," IEEE Trans. Appl. Superconduct., vol. 12, Sept. 2002, to be published.
    • (2002) IEEE Trans. Appl. Superconduct. , vol.12
    • Wong, A.1    Meng, X.2    Van Duzer, T.3
  • 15
    • 0007474310 scopus 로고    scopus 로고
    • 50 GHz MUX and DEMUX designs with on-chip testing
    • Osaka, Japan, June 19-22
    • L. Zheng, X. Meng, S. Whiteley, and T. Van Duzer, "50 GHz MUX and DEMUX designs with on-chip testing," in Extended Abstracts of ISEC'01, Osaka, Japan, June 19-22, 2001, pp. 27-28.
    • (2001) Extended Abstracts of ISEC'01 , pp. 27-28
    • Zheng, L.1    Meng, X.2    Whiteley, S.3    Van Duzer, T.4
  • 16
    • 0004836860 scopus 로고
    • x-Al/Nb Junosephson junctions by anodization profiles
    • Sept.
    • x-Al/Nb Junosephson junctions by anodization profiles," J. Appl. Phys., vol. 66, pp. 2173-2180, Sept. 1989.
    • (1989) J. Appl. Phys. , vol.66 , pp. 2173-2180
    • Imamura, T.1    Hasuo, S.2
  • 17
    • 0042779137 scopus 로고
    • Fabrication technology for a high-density Josephson LSI using an electron cyclotron resonance etching technique and a bias-sputtering planarization
    • Nagoya, Japan, Sept. 18-22
    • H. Numata, S. Nagasawa, M. Koike, and S. Tahara, "Fabrication technology for a high-density Josephson LSI using an electron cyclotron resonance etching technique and a bias-sputtering planarization," in Extended Abstracts of ISEC'95, Nagoya, Japan, Sept. 18-22, 1995, pp. 201-203.
    • (1995) Extended Abstracts of ISEC'95 , pp. 201-203
    • Numata, H.1    Nagasawa, S.2    Koike, M.3    Tahara, S.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.