Strategy for power efficient combined task and data parallelism exploration illustrated on a QSDPCM video codec

Journal of Systems Architecture

Volumn 45, Issue 10, 1999, Pages 791-808

  Danckaert, Koen ^a   Masselos, Kostas ^b   Catthoor, Francky ^a   De Man, Hugo ^a  

^a IMEC   (Belgium)

^b UNIVERSITY OF PATRAS   (Greece)

Author keywords

Hybrid task data parallelism; Low power design; Memory optimization; Multi media; Processor partitioning

Indexed keywords

EID: 0040964489     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(98)00039-3     Document Type: Article

References (35)

1. J. Adams, D. Thomas, Multiple-process behavioral synthesis for mixed hardware-software systems, in: Proc. 8th ACM/IEEE Intnl. Symp. on System-Level Synthesis, 1995.
2. Agarwal A., Krantz D., Nataranjan V. Automatic partitioning of parallel loops and data arrays for distributed shared-memory multiprocessors. IEEE Trans. on Parallel and Distributed Systems. 6(9):1995;943-962.
3. S. Amarasinghe, J. Anderson, M. Lam, C. Tseng, The SUIF compiler for scalable parallel machines, in: Proc. of the 7th SIAM Conf. on Parallel Proc. for Scientific Computing, 1995.
4. U. Banerjee, R. Eigenmann, A. Nicolau, D. Padua, Automatic program parallelisation, Proc. of the IEEE. 81 (2) (1993) 211-243.
5. K. Buchenrieder, A. Sedlmeier, C. Veith, HW/SW codesign with PRAMs using Codes, in: Proc. IFIP Conf. Hardware Description Languages, Elsevier, Amsterdam, 1993, pp. 55-68.
6. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, P. Slock, System exploration for custom low power data storage and transfer, in: K. Parhi, T. Nishitani (Eds.), Digital Signal Processing for Multimedia Systems, Marcel Dekker, New York, 1998.
7. Chen T.-S., Sheu J-P. Communication-free data allocation techniques for parallelizing compilers on multicomputers. IEEE Trans. on Parallel and Distributed Syst. 5(9):1994;924-938.
8. P. Chou, R. Ortega, G. Borriello, The Chinook hardware/software co-synthesis system, in: Proc. 8th ACM/IEEE Intnl. Symp. on System-Level Synthesis, 1995.
9. M. Cierniak, W. Li, Unifying data and control transformations for distributed shared-memory machines, in: Proc.of the SIGPLAN'95 Conf. on Programming Language Design and Implementation, 1995, pp. 205-217.
10. K. Danckaert, F. Catthoor, H. De Man, System-level memory management for weakly parallel image processing, in: Proc. EuroPar Conference, Lecture Notes in Computer Science, vol. 1124, Springer, Berlin, 1996, pp. 217-225.
11. K. Danckaert, F. Catthoor, H. De Man, System level memory optimization for hardware-software co-design, in: Proc. IEEE Intnl. Workshop on Hardware/Software Co-design, 1997, pp. 55-59.
12. E. De Greef, F. Catthoor, H. De Man, Memory size reduction through storage order optimization for embedded parallel multimedia applications, in: Proc. Workshop on Parallel Processing and Multimedia, Intnl. Parallel Proc. Symp. (IPPS), 1997, pp. 84-98.
13. De Man H., Catthoor F., Goossens G., Vanhoof J., Van Meerbergen J., Note S., Huisken J. Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms. Proc. of the IEEE. 78(2):1990;319-335.
14. H. De Man, I. Bolsens, B. Lin, K. Van Rompaey, S. Vercauteren, D. Verkest, Co-design of DSP systems, NATO Advanced Study Institute on Hardware/Software Co-design, Tremezzo, Italy, 1995.
15. J.P. Diguet, S. Wuytack, F. Catthoor, H. De Man, Formalized methodology for data reuse exploration in hierarchical memory mappings, in: Proc. IEEE Intnl. Symp. on Low Power Design, 1997, pp. 30-35.
16. C. Eisenbeis, W. Jalby, D. Windheiser, F. Bodin, A strategy for array management in local memory, in: Proc. of the 4th Workshop on Languages and Compilers for Parallel Computing, 1991.
17. Ernst R., Henkel J., Benner T. Hardware-software cosynthesis for microcontrollers. IEEE Design and Test of Computers. 10(4):1993;64-75.
18. Fang J.Z., Lu M. An iteration partition approach for cache or local memory thrashing on parallel processing. IEEE Trans. on Computers. C42(5):1993;529-546.
19. D. Gajski, F. Vahid, S. Narayan, J. Gong, Specification and design of embedded systems, Prentice Hall, Englewood Cliffs, NJ, 1994.
20. Gupta R., De Micheli G. Hardware-software cosynthesis for digital systems. IEEE Design and Test of Computers. 10(3):1993;29-41.
21. T. Ben Ismail, K. O'Brien, A.A. Jerraya, Interactive system-level partitioning with Partif, in: Proc. 5th ACM/IEEE Europ. Design and Test Conf., 1994, pp. 464-468.
22. Kalavade A., Lee E. A hardware-software codesign methodology for DSP applications. IEEE Design and Test of Computers. 10(3):1993;16-28.
23. P. Lippens, J. van Meerbergen, W. Verhaegh, A. van der Werf, Allocation of multiport memories for hierarchical data streams, in: Proc. IEEE Int. Conf. Comp. Aided Design, 1993.
24. V.K. Madisetti, VLSI digital signal processors: An introduction to rapid prototyping and design synthesis, IEEE press, Butterworth-Heinemann, New York, 1995.
25. L. Nachtergaele, F. Catthoor, B. Kapoor, D. Moolenaar, S. Janssens, Low power storage exploration for H.263 video decoder, in: W. Burleson, K. Konstantinides, T. Meng (Eds.), VLSI Signal Processing IX, IEEE Press, New York, 1996, pp. 116-125.
26. M. Neeracher, R. Rühl, Automatic parallelization of LINPACK routines on distributed memory parallel processors, in: Proc. IEEE Int. Parallel Proc. Symp., 1993.
27. Parhi K. Algorithmic transformation techniques for concurrent processors. Proc. of the IEEE. 77(12):1989;1879-1895.
28. Parhi K., Messerschmitt D. Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding. IEEE Trans. on Computers. 40(2):1991;178-195.
29. Polychronopoulos C. Compiler optimizations for enhancing parallelism and their impact on the architecture design. IEEE Trans. on Computers. 37(8):1988;991-1004.
30. D.A. Schwartz, T.P. Barnwell, Cyclo-static multiprocessor scheduling for the optimal realization of shift-invariant flow graphs, in: Proc. IEEE Int. Conf. on Acoustics, Speech and Signal Processing, 1985, pp. 1384-1387.
31. Singh D., Rabaey J., Pedram M., Catthoor F., Rajgopal S., Sehgal N., Mozdzen T. Power conscious CAD tools and methodologies: A perspective. Proceedings of the IEEE. 83(4):1995;570-594.
32. M. Srivastava, B. Brodersen, Rapid prototyping of hardware and software in a unified framework, in: Proc. IEEE Int. Conf. Comp. Aided Design, 1991, pp. 152-155.
33. P. Strobach, QSDPCM - A new technique in scene adaptive coding, in: Proc. 4th Eur. Signal Processing Conf., Elsevier, Amsterdam, 1988, pp. 1141-1144.
34. A.M. Tekalp, Digital Video Processing, Prentice Hall, Englewood Cliffs, NJ, 1995.
35. Wolfe M., Banerjee U. Data dependence and its application to parallel processing. Int. J. of Parallel Programming. 16(2):1987;137-178.