Basic issues in microprocessor architecture

Journal of Systems Architecture

Volumn 45, Issue 12-13, 1999, Pages 939-948

  Flynn, M J ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Cache limits; Memory wall; Microprocessor architecture; Program behavior limits; Scaling

Indexed keywords

EID: 0039180032     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(98)00045-9     Document Type: Article

References (13)

1. D. Burger, J.R. Goodman, A. Kägi, Memory bandwidth limitations of future microprocessors, in: Proceedings of ISCA'96, pp. 78-89.
2. M. Butler, Y. Patt, An investigation of the performance of various dynamic scheduling techniques, in: Proceedings of MICRO-25, December 1992.
3. P.K. Dubey, M.J. Flynn, Optimal pipelining, Journal of Parallel and Distributed Computing 8 (1990) 10-19.
4. M.J. Flynn, Computer architecture: Pipelined and Parallel Processor Design, Jones and Bartlett, Boston, 1995.
5. G. McFarland, CMOS technology scaling and its impact on cache delay, PhD thesis, Stanford University, 1997.
6. K. Nowka, High performance CMOS system design using wave pipelining, PhD thesis, Stanford University, August 1995.
7. K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, K.-Y. Chang, The case for a single chip multiprocessor, in: Proceedings of ASPLOS VII, October 1996, pp. 2-11.
8. A. Saulsbury, F. Fong, A. Nowatzyk, Missing the memory wall: The case for processor/memory integration, in: Proceedings of ISCA'96 pp. 90-100.
9. Semiconductor Industry Association, The National Technology Roadmap for Semiconductors, San Jose, CA, 1994.
10. A.J. Smith, Cache memories, ACM Computing Surveys 14 (3) (1982) 473-530.
11. D. Wong, G. De Micheli, M. Flynn, Algorithms for Designing High-Performance Digital Circuits Using Wave Pipelining, IEEE Transactions on CAD/ICAS, January 1993, pp. 25-46.
12. W. Wulf, S. McKee, Hitting the memory wall: Implications and the obvious, ACM Computer Architecture News, 13 (1), March 1995.
13. T.-Y. Yeh, Y.N. Patt, Two-level adaptive training branch prediction, in: Proceedings of the 24th Annual International Symposium on Microarchitecture, November 1991, pp. 51-61.