메뉴 건너뛰기




Volumn 1, Issue , 2003, Pages

Phase noise in a back-gate biased low-voltage VCO

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; SPURIOUS SIGNAL NOISE;

EID: 0038827196     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (10)

References (8)
  • 1
    • 0032002580 scopus 로고    scopus 로고
    • A general theory of phase noise in electrical oscillator
    • Ali. Hajimiri & Thomas H. Lee, "A general theory of phase noise in electrical oscillator", IEEE J. Solid-State Circuits, vol. 33, pp. 179-194, 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 179-194
    • Hajimiri, Ali.1    Lee, T.H.2
  • 7
    • 0028371528 scopus 로고
    • Comments on the optimum CMOS Tapered Buffer Problem
    • Nills Hedenstierna and Kjell O. Jeppson, "Comments on the optimum CMOS Tapered Buffer Problem". IEEE J. Solid -State Circuits, vol. 29, pp. 155-159, 1994.
    • (1994) IEEE J. Solid -State Circuits , vol.29 , pp. 155-159
    • Hedenstierna, N.1    Jeppson, K.O.2
  • 8
    • 0036494511 scopus 로고    scopus 로고
    • Effect of forward and reverse substrate biasing on low frequency noise in silicon PMOSFETs
    • M. Jamal Deen and Ognian Marinov, "Effect of Forward and Reverse Substrate Biasing on Low Frequency Noise in Silicon PMOSFETs", IEEE Transactions on Electron Devices, vol. 49(3), pp. 409-414, 2002.
    • (2002) IEEE Transactions on Electron Devices , vol.49 , Issue.3 , pp. 409-414
    • Jamal Deen, M.1    Marinov, O.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.