|
Volumn 1, Issue , 2003, Pages
|
An improved binary algorithmic A/D converter architecture
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
BINARY CODES;
ELECTRIC POTENTIAL;
GAIN MEASUREMENT;
SPURIOUS SIGNAL NOISE;
ERROR REDUCTION;
ANALOG TO DIGITAL CONVERSION;
|
EID: 0038827168
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (7)
|
References (4)
|