A low-power threshold logic family

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2002, Pages 657-660

  Padure, Marius ^a,b   Cotofana, Sorin ^a   Vassiliadis, Stamatis ^a   Dan, Claudius ^b   Bodea, Mircea ^b  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b UNIVERSITY OF BUCHAREST   (Romania)

Author keywords

[No Author keywords available]

Indexed keywords

DISSIPATED POWER; LOGIC FAMILIES; LOW POWER; RE-PROGRAMMABILITY; RUNTIMES; SELF LOCKS; SIMULATED RESULTS; WORST CASE;

THRESHOLD LOGIC;

EID: 0038788466     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2002.1046254     Document Type: Conference Paper

References (11)

1. M. Avedillo, J. M. Quintana, A. Rueda, and E. Jimenez, ǐLow-power CMOS threshold-logic gateî, Electric Letters, Vol.31, pp. 2157-2159, 1995;
2. S. Cotofana, S. Vassiliadis, ľPeriodic Symmetric Functions, Serial Addition and Multiplication with Neural Networksî, IEEE Trans, on Neural Networks, Vol.9, no.6, pp. 1118-1128, 1998;
3. J. Fernandez Ramos, J. A. Hidalgo Lopez, M. J. Martin, J. C. Tejero, and A. Gago, ìA threshold logic gate based on clocked coupled inverterŝ, International Journal of Electronics, Vol.84, no.4, pp. 371-382, 1998;
4. H.C. de Graaff, F.M. Klaassen, îCompact Transistor Modelling for Circuit Designî, Springer- Verlag, 1990;
5. C. L. Lee, C.-W. Jen, ìBit-sliced median Ýlter design based on majority gateî, IEE Proceedings- G, Vol.139, no.1, pp. 63-71, 1992;
6. S. Muroga, ìThreshold Logic and its Applicationsî, Wiley and Sons Inc., 1971;
7. Y. Leblebici, H. Ozdemir, A. Kepkep, and U. Cilingiroglu, ìA compact high-speed (31,5) parallel counter circuit based on capacitive threshold-logic gatesî, IEEE Journal of Solid- State Circuits, Vol.31, no.8, pp. 1141-1150, 1996;
8. K. Schultz, R. Francis, and K. Smith, iGanged CMOS: trading standby power for speedî, IEEE Journal of Solid-State Circuits, Vol.25, no.3, pp. 870-873, 1990;
9. K. Y. Siu, J. Bruck, ìNeural Computing of Arithmetic Functionsî, Proc. IEEE, Vol.17, no.10, pp. 1669-1675, 1990;
10. T. Shibata, T. Ohmi, ìA functional MOS transistor featuring gate-level weighted sum and threshold operationsî, IEEE Transactions on Electron Devices, Vol.39, no.6, pp. 1444-1455, 1992;
11. D. Somasekhar, K. Roy, ìDifferential current switch logic: a low power DCVS logic familyî, IEEE Journal of Solid-State Circuits, Vol.31, no.7, pp. 981-991, 1996.