Architecture of the Godson-1 processor

Jisuanji Xuebao/Chinese Journal of Computers

Volumn 26, Issue 4, 2003, Pages 385-396

  Hu, Wei Wu ^a   Tang, Zhi Min ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

Architecture; Godson 1; Instruction pipeline; Out of order execution; Performance analysis; Processor

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE; PERFORMANCE; PIPELINE PROCESSING SYSTEMS; SECURITY OF DATA;

BUFFER OVERFLOW ATTACKS; GODSON-1 PROCESSORS; INSTRUCTION PIPELINE; MEMORY MANAGEMENT; OUT TO ORDER EXECUTION;

MICROPROCESSOR CHIPS;

EID: 0038779666     PISSN: 02544164     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (8)

1. Divid Patterson, John Hennessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 1996
2. Kessler R. The Alpha 21264 Microprocessor. IEEE Micro, 1999, 19(2): 24-36.
3. Kenneth Yeager. The MIPS R1000 Superscalar Microprocessor. IEEE Micro, 1996, 16(2): 28-41.
4. Tim Horel, Gary Lauterbach. UntraSparc-III: Designing Third-Generation 64-bit Performance. IEEE Micro, 1999, 19(3): 73-85.
5. Ashok Kumar. The HP PA-8000 RISC CPU. IEEE Micro, 1997, 17(2): 27-32.
6. Joel Tendler, Steve Dodson, Steve Fields. Hung Le, Balaram Sinharoy. Power4 System Microarchitecture. IBM Technical White Paper, 2001.
7. Huck J et al. Introducing the IA-64 Architecture. IEEE Micro, 2000, 20(5): 12-23.
8. Glenn Hinton, Dave Sager, Mike Upton, Darrell Boggs, Doug Carmean, Alan Kyker, Patrice Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology, 2001.