메뉴 건너뛰기




Volumn 5, Issue , 2003, Pages

Measurement and spice prediction of sub-picosecond clock jitter in A/D converters

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; JITTER; SIGNAL TO NOISE RATIO; SPURIOUS SIGNAL NOISE;

EID: 0038757998     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (13)

References (9)
  • 1
    • 33747958105 scopus 로고    scopus 로고
    • High-speed data converters for communication systems
    • Maloberti F. "High-speed data converters for communication systems", IEEE Circuits and Systems Magazine, 1(1):26-36, 2001.
    • (2001) IEEE Circuits and Systems Magazine , vol.1 , Issue.1 , pp. 26-36
    • Maloberti, F.1
  • 6
    • 0003380088 scopus 로고
    • An improved method of ADC jitter measurement
    • Washington, DC
    • Langard Y., Balat J.-L, and Durand J. "An improved method of ADC jitter measurement", Proceedings of the IEEE ITC, Washington, DC, 1994, pages 763-770.
    • (1994) Proceedings of the IEEE ITC , pp. 763-770
    • Langard, Y.1    Balat, J.-L.2    Durand, J.3
  • 8
    • 84963799762 scopus 로고    scopus 로고
    • General SSCR vs. cycle-to-cycle jitter relationship with application to the phase noise in PLL
    • Austin, TX
    • Zanchi A., Bonfanti A., Levantino S., and Samori C. "General SSCR vs. cycle-to-cycle jitter relationship with application to the phase noise in PLL". Proceedings of the IEEE SSMSD, Austin, TX, 2001, pages 32-37.
    • (2001) Proceedings of the IEEE SSMSD , pp. 32-37
    • Zanchi, A.1    Bonfanti, A.2    Levantino, S.3    Samori, C.4
  • 9


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.