Automatic test program generation for pipelined processors

Proceedings of the ACM Symposium on Applied Computing

Volumn , Issue , 2003, Pages 736-740

  Corno, F ^a   Cumani, G ^a   Reorda, M Sonza ^a   Squillero, G ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING; COMPUTER SIMULATION; EVOLUTIONARY ALGORITHMS; MICROPROCESSOR CHIPS;

PIPELINED PROCESSORS;

MICROELECTRONICS;

EID: 0038675297     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/952670.952676     Document Type: Conference Paper

References (14)

1. [CCSS02a] F. Corno, G. Cumani, M. Sonza Reorda, G. Squillero, "Efficient Machine-Code Test-Program Induction", Congress on Evolutionary Computation, 2002, pp. 1486-1491
2. [CCSS02b] F. Corno, G. Cumani, M. Sonza Reorda, G. Squillero, "Evolutionary Test Program Induction for Microprocessor Design Verification", To be presented in: Asian Test Symposium, 2002
3. [CMHa99] D. Van Campenhout, T. N. Mudge, J. P. Hayes, "High-Level Test Generation for Design Verification of Pipelined Microprocessors", Design Automation Conference, 1999, pp. 185-188
4. [Frie58] R. M. Friedberg, "A Learning Machine: Part (I)", IBM Journal of Research and Development, vol. 2, n. 1, 1958, pp 2-13
5. rd Annual Conference, 1998, pp. 86-94
6. [Harm91] N. A. Harman, "Verifying a Simple Pipelined Microprocessor Using Maude", Lecture Notes in Computer Science", 2001, vol 2267, pp. 128-142
7. th European Conference on Genetic Programming, 2002, pp. 83-92
8. [Koza98] J. R. Koza, "Genetic programming", Encyclopedia of Computer Science and Technology, vol. 39, Marcel-Dekker, 1998, pp. 29-43
9. th International Conference, 1995, pp. 318-325
10. [Nord94] P. Nordin, "A compiling genetic programming system that directly manipulates the machine code," Advances in Genetic Programming, 1994, pp. 311-331
11. nd edition), Morgan Kaufmann Publishers, San Francisco, California, 1996
12. [ShAb99] J. Shen, J. A. Abraham, "Verification of Processor Microarchitectures", VLSI Test Symposium, 1999, pp. 189-194
13. [SPARC] SPARC International, The SPARC Architecture Manual
14. [VeBr00] M. N. Velev, R. E. Bryant, "Formal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exception, And Branch Prediction", Design Automation Conference, 2000, 112-117