Architectural adaptation in MORPH

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 3526, Issue , 1998, Pages 274-278

  Gupta, Rajesh K ^a   Chien, Andrew ^b  

^a 5226 Donald Bren Hall   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Architectural adaptation; Co design; Memory hierarchy; Prefetching

Indexed keywords

ALGORITHMS; EMBEDDED SYSTEMS; HIGH LEVEL LANGUAGES; PARALLEL PROCESSING SYSTEMS; STORAGE ALLOCATION (COMPUTER);

ARCHITECTURAL ADAPTATION; CO-DESIGN; LATENT MANAGEMENT; MEMORY HIERARCHY; PREFETCHING;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0038636453     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.327018     Document Type: Conference Paper

References (10)

1. Chien, A., Dasdan, A., Gupta, R., and Zhang, B. Rapid Architectural Design and Validation Using Program-Driven Simulations. In Symposium on High-level Design, Validation and Test (HLDVT) (Nov. 1996).
2. Chien, A. A., and Gupta, R. K. MORPH: A System Architecture for Robust High Performance Using Customization. In Proceedings of The Sixth Symposium on The Frontiers of Massively Parallel Computation (Frontiers'96) (Oct. 1996), pp. 336-345.
3. Ernst, R., Henkel, J., and Benner, T. Hardware-Software Cosynthesis for Microcontrollers. IEEE Design & Test of Computers (Dec. 1993), 64-75.
4. Gajski, D., Dutt, N., Wu, C. H., and Lin, Y. L. High-level Synthesis: Introduction to chip and system design, Kluwer, 1992.
5. Gupta, R. K., and Micheli, G. D. Hardware-Software Cosynthesis for Digital Systems. IEEE Design & Test of Computers (Sept. 1993), 29-41.
6. Kogge, P. M. Summary of the architecture group findings. In PetaFlops Architecture Workshop (PAWS) (Apr. 1996).
7. Ku, D., and Micheli, G. D. HardwareC - A Language for Hardware Design (version 2.0). CSL Technical Report CSL-TR-90-419, Stanford University, Apr. 1990.
8. Madsen, J., and Brage, J. P. Codesign Analysis of a Computer Graphics Application. Design Automation for Embedded Systems 1, 1-2 (Jan. 1996), 121-145.
9. Micheli, G. D. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.
10. Zucker, D. F., Flynn, M. J., and Lee, R. B. A comparison of hardware prefetching techniques for multimedia benchmarks. Technical report CSL-TR-95-683, Computer Systems Laboratory, Stanford University, CA 94305, December 1995.