Calisto: A low-power single-chip multiprocessor communications platform

IEEE Micro

Volumn 23, Issue 2, 2003, Pages 29-43

  Nickolls, John ^a   Madar III, L J ^b   Johnson, Scott ^b   Rustagi, Viresh ^b   Unger, Ken ^b   Choudhury, Mustafiz ^b  

^a NVIDIA   (United States)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING; DATA STORAGE EQUIPMENT; GATEWAYS (COMPUTER NETWORKS); MICROPROCESSOR CHIPS; PACKET SWITCHING; PARALLEL PROCESSING SYSTEMS;

VOICE OVER PACKET (VOP) SERVICES;

VOICE/DATA COMMUNICATION SYSTEMS;

EID: 0038633606     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2003.1196113     Document Type: Article

References (10)

1. B. Douskalis, IP Telephony: The Integration of Robust VolP Services, Prentice Hall, 2000.
2. D.J. Wright, Voice over Packet Networks, John Wiley & Sons, 2001.
3. A. Green, "Gateways Ply the VolP Route," Comm. Convergence, 5 Sep. 2001, http://www.cconvergence.com/article/ CTM20010824S0009.
4. Cisco AS5300/Voice Gateway data sheet, 1999, http://wvw.cisco.com/en/US/products/ hw/univgate/ps501/products_data_sheet 09186a0080091ef2.html.
5. R.E. Gonzalez, "Xtensa: A Configurable and Extensible Processor," IEEE Micro, vol. 20, no. 2, Mar.-Apr. 2000, pp. 60-69.
6. J. Nickolis, "Broadcom SpiceEngine: A Vector Signal Processor," Microprocessor Forum Proc., DSP 8.5, Oct. 2001, pp. 1-7.
7. R. Russell, "The Cray-1 Computer System," Comm. ACM, vol. 21, no. 1, Jan. 1978, pp. 63-72.
8. J. Wawrzynek et al., "Spert-II: A Vector Microprocessor System," Computer, vol. 29, no. 3, Mar. 1996, pp. 79-86.
9. J. Lehoczky, L. Sha, and Y. Ding, "The Rate-Monotonic Scheduling Algorithm: Exact Characterization and Average Case Behavior," Proc. IEEE Real-Time Systems Symp., IEEE Press, 1989, pp. 166-171.
10. BCM1500 VoP Product Brief, Broadcom Corp., 2001, http://www.broadcom.com/pbs/BCM1500VoP.pdf.