Plic-plac: A novel constructive algorithm for placement

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2003, Pages

  Hentschke, Renate ^a   Reis, Ricardo ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

ANNEALING; CONGESTION CONTROL (COMMUNICATION); GENETIC ALGORITHMS; HEURISTIC METHODS;

CONSTRUCTIVE PLACEMENT ALGORITHMS;

DIGITAL CIRCUITS;

EID: 0038420041     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. CHEN W, HSIEH C, PEDRAM M. Simultaneous Gate Sizing And Placement. IEEE Transactions on CAD and Systems, Feb. 2000.
2. HENTSCHKE R., REIS R. CPU time and Convergence optimizations for Simulated Annealing Placement. Submitted for evaluation at ISPD 2003.
3. th Design Automation Conference IEEE/ACM, 1998.
4. th Design Automation Conference IEEE/ACM, 2000
5. SAIT S, YOUSSEF H, KHAN J, MALEH A, Fuzzy Simulated Evolution For Power And Performance Optimization Of VLSI Placement. IEEE, 2001.
6. SU, Lixin; BUNTINE, Wray; NEWTON, Richard. Learning as Applied To Stochastic Optimization for Standard-Cell Placement. In IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 20, no 4, April 2001.
7. TSAI, Ching-Han and KAND, Sung-Mo. Cell-level Placement for Improving Substrate Thermal Distribution, On IEEE Transactions on CAD, feb 2000.
8. YANG X, KASTNER R, SERRAFZADEH M. Congestion Estimation During Top-Down Placement. IEEE Transactions on CAD and Systems, Jan 2002.
9. HENTSCHKE R., REIS R. Mango Parrot Didactic Placement. See web site: http://www.inf.ufrgs.br/̃renato/ldtool