16-qubit quantum-computing emulation based on high-speed hardware architecture

Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers

Volumn 42, Issue 4 B, 2003, Pages 2182-2184

  Fujishima, Minoru ^a   Saito, Kosuke ^a   Hoh, Koichiro ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

High speed processor; Hilbert space; Hyper cube network; Integrated circuit; Quantum computer

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS;

HIGH SPEED PROCESSOR; HILBERT SPACE; HYPER CUBE NETWORK; QUANTUM COMPUTER;

QUANTUM THEORY;

EID: 0038347933     PISSN: 00214922     EISSN: None     Source Type: Journal    
DOI: 10.1143/jjap.42.2182     Document Type: Article

References (6)

1. P. Shor: Proc. 35th Annual Symp. Foundations of Computer Science (1994) p. 124.
2. L. K. Grover: Proc. 28th Annual ACM Symp. Theory of Computing (1996) p. 212.
3. S. O'uchi, M. Fujishisma and K. Hoh: Ext. Abstr. 1999 Int. Conf. Solid State Devices and Materials (Business Center for Academic Societies Japan, Tokyo, 1999) p. 96.
4. M. Fujishima and K. Hoh: Abstr. Int. Symp. Quantum Computing, (2002) 1-4.
5. S. O'uchi, M. Fujishima and K. Hoh: IEEE Symp. Circuits and Systems 5 (2002) p. 209.
6. S. Cook: Proc. 3rd Annual ACM Symp. the Theory of Computation (1971) p. 151.