Strategies for improving data locality in embedded applications

Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002

Volumn , Issue , 2002, Pages 631-636

  Crosbie, N E ^a   Kandemir, M ^a   Kolcu, I ^b   Ramanujam, J ^c   Choudhary, A ^d  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b UNIVERSITY OF MANCHESTER   (United Kingdom)

^c LOUISIANA STATE UNIVERSITY   (United States)

^d NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DESIGN; EMBEDDED SYSTEMS;

DATA TRANSFORMATION; DYNAMIC STRATEGIES; EMBEDDED APPLICATION; LAYOUT MODIFICATION; LOOP TRANSFORMATION; MULTIDIMENSIONAL ARRAYS; NUMBER OF CYCLES; PROCESSOR CORES;

CACHE MEMORY;

EID: 0038111451     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2002.995007     Document Type: Conference Paper

References (15)

1. U. Banerjee. Unimodular transformations of double loops. In Advances in Languages and Compilers for Parallel Processing, edited by A. Nicolau et al., MIT Press, 1991.
2. F. Catthoor, S. Wuytack, E. D. Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design. Kluwer Academic Publishers, June 1998.
3. M. Cierniak, and W. Li. Unifying data and control transformations for distributed shared memory machines. In Proc. SIGPLAN '95 Conference on Programming Language Design and Implementation, June 1995.
4. S. Carr, K. McKinley, and C.-W. Tseng. Compiler optimizations for improving data locality. In Proc. the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 252-262, October 1994.
5. S. Coleman, and K. McKinley. Tile size selection using cache organization and data layout. In Proc. SIGPLAN '95 Conference on Programming Language Design and Implementation, June 1995.
6. S. Ghosh, M. Martonosi, and S. Malik. Cache miss equations: An analytical representation of cache misses. In Proc. ACM International Conference on Supercomputing, Vienna, Austria, July 1997.
7. M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee. Improving locality using loop and data transformations in an integrated framework. In Proc. International Symposium on Micro-architecture, Dallas, TX, December 1998, pp. 285-296.
8. S.-T. Leung, and J. Zahorjan. Optimizing data locality by array restructuring. Technical Report, TR 95-09-01, Department of Computer Science and Engineering, University of Washington, Seattle, WA, September 1995.
9. W. Li. Compiling for NUMA parallel machines. Ph.D. Thesis, Computer Science Department, Cornell University, Ithaca, NY, 1993.
10. M. O'Boyle and P. Knijnenburg. Integrating loop and data transformations for global optimisation. In Proc. International Conference on Parallel Architectures and Compilation Techniques, Paris, France, October 1998.
11. P. Panda, N. Dutt, and A. Nicolau. SRAM vs. data cache: The memory data partitioning problem in embedded systems. Technical Report 96-42, University of California, Irvine, CA, September 1996.
12. P. Panda, N. Dutt, and A. Nicolau. Local memory exploration and optimization in embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 1 January 1999.
13. V. Sarkar, G. R. Gao, and S. Han. Locality analysis for distributed shared-memory multiprocessors. In Proc. the Ninth International Workshop on Languages and Compilers for Parallel Computing, Santa Clara, California, August 1996.
14. M. Wolfe. High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996.
15. Y. Zhao and S. Malik. Exact memory size estimation for array computations without loop unrolling, In Proc. the 36th ACM/IEEE Design Automation Conference, June 21-25, 1999, New Orleans, LA, pp. 811-816.