Formal verification successes at motorola

Formal Methods in System Design

Volumn 22, Issue 2, 2003, Pages 117-123

  Abadir, Magdy S ^a   Albin, Kenneth L ^a   Havlicek, John ^a   Krishnamurthy, Narayanan ^a   Martin, Andrew K ^b  

^a MOTOROLA INC   (United States)

^b IBM   (United States)

Author keywords

Formal; Microprocessors; Properties; Verification

Indexed keywords

INDUSTRIAL APPLICATIONS; INDUSTRIAL RESEARCH; MICROPROCESSOR CHIPS; SYSTEMS ANALYSIS;

DESIGN VERIFICATION FLOWS; FORMAL VERIFICATION;

FORMAL LOGIC;

EID: 0038005442     PISSN: 09259856     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1022917321255     Document Type: Article

References (7)

1. R.E. Bryant and C.-J.H. Seger, "Formal verification of digital circuits using symbolic ternary system models," in E.M. Clarke and R.P. Kurshan (Eds.), Computer-Aided Verification '90, American Mathematical Society, 1991, pp. 121-146.
2. N. Ganguly, M. Abadir, and M. Pandey, "PowerPC array verification methodology using formal techniques," International Test Conference, Washington, DC, 1996, pp. 857-864.
3. D. Kozen, "Results on the propositional μ-calculus," Theoretical Computer Science, Vol. 27, pp. 333-354, 1983.
4. N. Krishnamurthy, A.K. Martin, M.S. Abadir, and J.A. Abraham, "Validating powerPC microprocessor custom memories," IEEE Design and Test of Computers, Vol. 17, No. 4, pp. 61-76, 2000.
5. S. Miyano and T. Hayashi, "Alternating finite automata on ω-words," Theoretical Computer Science, Vol. 32, pp. 321-330, 1984.
6. M. Pandey, R. Raimi, D.L. Beatty, and R.E. Bryant, "Formal verification of powerPC arrays using symbolic trajectory evaluation," in 33rd ACM/IEEE Design Automation Conference, June 1996, pp. 649-654.
7. C.-J.H. Seger and R.E. Bryant, "Formal verification by symbolic evaluation of partially ordered trajectories," Formal Methods in System Design, Vol. 6, pp. 147-189, 1995.