Providing flexibility in a convolutional encoder

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2003, Pages

  Kamuf, Matthias ^a   Anderson, John B ^a   Öwall, Viktor ^a  

^a LUND UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CONVOLUTION; DECODING; FEEDBACK; FIELD PROGRAMMABLE GATE ARRAYS; FLIP FLOP CIRCUITS; LOGIC DESIGN; POLYNOMIALS; ROUTERS; SHIFT REGISTERS;

CANONICAL ANALYSIS;

SIGNAL ENCODING;

EID: 0037746698     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. R. Johannesson and K. S. Zigangirov, Fundamentals of Convolutional Coding. New York: IEEE Press, 1999.
2. K. K. Parhi, VLSI Digital Signal Processing Systems. New York: Wiley, 1999.
3. J. B. Anderson, "Best short rate 1/2 tailbiting codes for the bit-error rate criterion," IEEE Transactions on Communications, vol. 48, pp. 597-610, April 2000.
4. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo codes," in Proc. IEEE International Conference on Communications, vol. 2, pp. 1064-1070, May 1993.
5. A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proceedings of the IEEE, vol. 83, pp. 498-523, April 1995.
6. XILINX, http://www.xilinx.com, Spartan-II FPGA Family: Functional Description, 2001.
7. XILINX, http://www.xilinx.com, Synthesis and Simulation Design Guide, 2000.