SORTCHIP: A VLSI implementation of a hardware algorithm for continuous data sorting

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 6, 2003, Pages 1076-1079

  Colavita, A A ^a   Cicuttin, A ^a   Fratnik, F ^a   Capello, G ^a  

^a Microprocessor Laboratory   (Italy)

Author keywords

Architecture; Data handling; Sorting; VLSI

Indexed keywords

ALGORITHMS; ASYNCHRONOUS TRANSFER MODE; COMPUTER HARDWARE; COMPUTER SIMULATION; DATA HANDLING;

DATA STREAM;

VLSI CIRCUITS;

EID: 0037704303     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.811982     Document Type: Article

References (9)

1. D. Bitton, D. J. DeWitt, D. K. Hsiao, and J. Menon, "A taxonomy of parallel sorting," Comput. Surv., vol. 16, pp. 287-318, Sept. 1984.
2. C. D. Thompson, "The VLSI complexity of sorting," IEEE Trans. Computers, vol. C-32, pp. 1171-1184, Dec. 1983.
3. R. Cole and A. R. Seigel, "Optimal VLSI circuit for sorting," J. ACM, vol. 35, pp. 777-809, 1998.
4. M. Afghani, "A 512 16-b bit serial sorter chip," IEEE J. Solid-State Circuits, vol. 26, pp. 1452-1457. Oct. 1991.
5. S. W. Moore and B. T. Graham, "Tagged up/down sorter - A hardware priority queue," Comput. J., vol. 38, no. 9, pp. 695-703, 1995.
6. G. M. Blair, "Low cost sorting circuit for VLSI," IEEE Trans. Circuits Syst. I, vol. 43, pp. 515-516, June 1996.
7. D. E. Knuth, The Art of Computer Programming. Reading, MA: Addison-Wesley, 1973, vol. 3.
8. A. Colavita et al., "A novel sorting algorithm and its application to a gamma-ray telescope asynchronous data acquisition system," NIM, A 394, pp. 374-380, 1997.
9. M. Nakamura et al., "Time-slot interchanger for self-routing event building," Nuclear Instrum. Methods Phys. Res., vol. A 441, pp. 510-516, 2000.