Analysis of the parallel packet switch architecture

IEEE/ACM Transactions on Networking

Volumn 11, Issue 2, 2003, Pages 314-324

  Iyer, Sundar ^a   McKeown, Nick W ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DEMULTIPLEXING; MULTIPLEXING EQUIPMENT; QUALITY OF SERVICE; QUEUEING NETWORKS; RESOURCE ALLOCATION; TELECOMMUNICATION TRAFFIC;

CLOS NETWORK; INVERSE MULTIPLEXING; LOAD BALANCING; OUTPUT QUEUEING; PARALLEL PACKET SWITCH ARCHITECTURE;

PACKET SWITCHING;

EID: 0037650145     PISSN: 10636692     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNET.2003.810315     Document Type: Article

References (29)

1. V. Cuppu, B. Jacob, B. Davis, and T. Mudge, "A performance comparison of contemporary DRAM architectures," in Proc. 26th Int. Symp. Computer Architecture (ISCA '99), Atlanta, GA, May 1999, pp. 222-233.
2. S. Iyer, A. Awadallah, and N. McKeown, "Analysis of a packet switch with memories running slower than the line rate," in Proc. IEEE INFOCOM 2000, pp. 529-537.
3. S. Iyer and N. McKeown, "Making parallel packet switches practical," in Proc. IEEE INFOCOM 2001, vol. 3, pp. 1680-1687.
4. C. Clos, "A study of nonblocking switching networks," Bell Syst. Tech. J., vol. 32, 1953.
5. S. Iyer and N. McKeown, "On the speedup required for a multicast parallel packet switch," IEEE Commun. Lett., vol. 5, pp. 269-271, June 2001.
6. Rambus, Inc., Los Altos, CA, [Online]. Available: http://www.rambus.com
7. S. Chuang, A. Goel, N. McKeown, and B. Prabhakar, "Matching output queueing with a combined input/output-queued switch," IEEE J. Select. Areas Commun., vol. 17, pp. 1030-1039, June 1999.
8. P. Fredette, "The past, present, and future of inverse multiplexing," IEEE Commun. Mag., vol. 32, pp. 42-46, Apr. 1994.
9. J. Duncanson, "Inverse multiplexing," IEEE Commun. Mag., vol. 32, pp. 34-41, Apr. 1994.
10. J. Frimmel, "Inverse multiplexing: Tailor made for ATM," Telephony, vol. 231, no. 3, pp. 28-34, July 1996.
11. J. Turner, "Design of a broadcast packet switching network," IEEE Trans. Commun., vol. 36, pp. 734-736, June 1988.
12. H. Kim and A. Leon-Garcia, "A self-routing multistage switching network for broadband ISDN," IEEE J. Select. Areas Commun., vol. 8, pp. 459-466, Apr. 1990.
13. I. Widjaja and A. Leon-Garcia, "The helical switch: A multipath ATM switch which preserves cell sequence," IEEE Trans. Commun., vol. 42, pp. 2618-2629, Aug. 1994.
14. F. Chiussi, D. Khotimsky, and S. Krishnan, "Generalized inverse multiplexing of switched ATM connections," in Proc. IEEE Globecom, vol. 5, Sydney, Australia, Nov. 1998, pp. 3134-3140.
15. F. Chiussi, D. Khotimsky, and S. Krishnan, "Advanced frame recovery in switched connection inverse multiplexing for ATM," in Proc. ICATM, Colmar, France, June 1999.
16. Interoperability Requirements for Nx56/64 Kbit/s Calls, ISO/IEC 13 871, 1995.
17. B. Prabhakar and N. McKeown, "On the speedup required for combined input and output queued switching," Automatica, vol. 35, pp. 1909-1920, Dec. 1999.
18. P. Krishna, N. Patel, A. Charny, and R. Simcoe, "On the speedup required for work-conserving crossbar switches," IEEE J. Select. Areas Commun., vol. 17, pp. 1057-1066, June 1999.
19. A. Demers, S. Keshav, and S. Shenker, "Analysis and simulation of a fair queueing algorithm," J. Internetworking: Research and Experience, pp. 3-26, 1990.
20. A. Parekh and R. Gallager, "A generalized processor sharing approach to flow control in integrated services networks: The single node case," IEEE/ACM Trans. Networking, vol. 1, pp. 344-357, June 1993.
21. L. Zhang, "Virtual clock: A new traffic control algorithm for packet switching networks," ACM Trans. Comput. Syst., vol. 9, no. 2, pp. 101-124, 1990.
22. M. Shreedhar and G. Varghese, "Efficient fair queueing using deficit round robin," in Proc. ACM SIGCOMM, Sept. 1995, pp. 231-242.
23. V. E. Benes, Mathematical Theory of Connecting Network and Telephone Traffic. New York: Academic, 1965.
24. J. Bennett and H. Zhang, "WF2Q: Worst-case fair weighted fair queueing," in Proc. IEEE INFOCOM, San Francisco, CA, Mar. 1996, pp. 120-128.
25. J. Hui, Switching and Traffic Theory for Integrated Broadband Network. Boston, MA: Kluwer, 1990.
26. R. L. Cruz, "A calculus for network delay," IEEE Trans. Inform. Theory, vol. 37, pp. 114-131, Jan. 1991.
27. H. Adisehu, G. Parulkar, and G. Varghese, "A reliable and scalable striping protocol," ACM SIGCOMM Comput. Commun. Rev., vol. 26, no. 4, Oct. 1996.
28. C.-S. Chang, D.-S. Lee, and Y.-S. Jou, "Load balanced Birkoff-Von Neumann switches-Part I: One-stage buffering," Comput. Commun., vol. 25, pp. 611-622, 2002.
29. C.-S. Chang, D.-S. Lee, and C.-M. Lien, "Load balanced Birkhoff-Von Neumann switches-Part II: Multi-stage buffering," Comput. Commun., vol. 25, pp. 6232-634, 2002.