Hardware/software codesign of a fuzzy ART neural clusterer: The benefits of configurable computing

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 3526, Issue , 1998, Pages 90-96

  Poiré, Pascal ^a   Savaria, Yvon ^a   Daniel, Hervé ^a   Cantin, Marc André ^b   Blaquère, Yves ^b  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

^b UNIVERSITÉ DU QUÉBEC À MONTRÉAL   (Canada)

Author keywords

Cluster; Codesign; FPGA; Fuzzy ART; Neural network

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; DIGITAL SIGNAL PROCESSING; FIELD PROGRAMMABLE GATE ARRAYS; FUZZY SETS; RADAR; VLSI CIRCUITS;

CONFIGURABLE COMPUTING; FUZZY ADAPTIVE RESONANCE THEORY NEURAL CLUSTERER; HARDWARE-SOFTWARE CODESIGN;

NEURAL NETWORKS;

EID: 0037622026     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.327022     Document Type: Conference Paper

References (15)

1. E. Granger, Y. Savaria, P. Lavoie, and Marc-André Cantin, "A Comparison of self-Organizing Neural Networks for Fast Clustering of Radar Pulses", Signal Processing, Vol. 64, Iss. 3, 1998.
2. E. Granger, Y. Blaquière, Y. Savaria, M.-A. Cantin and P. Lavoie, "A VLSI Architecture for Fast Clustering with Fuzzy ART Neural Networks", Journal of Micro-electronic Systems Integration, vol. 5, no. 1, pp. 3-18, 1997.
3. G.A. Carpenter, S. Grossberg and D. Rosen, "Fuzzy ART: Fast Stable Learning and Categorisation of Analog Patterns by an Adaptive Resonance System", Neural networks, vol. 4, pp. 759-771, 1991.
4. M.-A. Cantin, Y. Blaquière, Y. Savaria, E. Granger and P. Lavoie, "Implementation of the Fuzzy ART Neural Network for Fast Clustering of Radar Pulses", accepted for publication at ISCAS'98, Monterey, June 1998.
5. G.A. Carpenter and Grossberg, "A massively Parallel Architecture for Self-Organizing Neural Pattern Recognition Machines," Computer Vision, Graphics and Image Processing, vol. 37, pp. 54-115 (1987).
6. S.W. Tsay and R.W. Newcomb, "VLSI Implementation of ART1 Memories," IEEE Transactions on Neural Networks, vol. 2(2), pp. 214-221 (1991).
7. C.S. Ho, J.J. Liou, M. Georgiopoulos and C. Christodoulou, "A Mixed Analog/Digital VLSI Design and Simulation of An Adaptative Resonance Theory (ART) Neural Network Architecture," Simulation, vol. 66(1), pp. 31-42 (1996).
8. T. Serrano-Gotarredona, B. Linares-Barranco and J. L. Huertas, "A Real Time Clustering CMOS Neural Engine," in Advances in Neural Information Processing Systems 7, G. Tesauro, D. Touretzky and T. Leen (Eds), pp. 755-60, MIT Press (1994).
9. Texas Instruments, Inc., TMS320C4x User's Guide, 1991.
10. MiroTech MicroSystems Inc., CoreSpex User's Guide Version 1.1, St-Laurent, Que., Canada, November 1997.
11. Synopsys Inc., Synopsys Online Documentation V3.4b, Mountain View CA, 1996.
12. Xilinx Inc., Synopsys (XSI) for FPGAs Interface/Tutorial Guide, San Jose, CA 1995.
13. MicroTech MicroSystems Inc., X-CIM User's Guide, St-Laurent, Que., Canada, June 1997.
14. Go DSP Inc., Code Composer User's Guide; Toronto, Ont., Canada, 1997.
15. Texas Instruments Inc., TMS320C4x C Source Debugger User's Guide, 1994.