A high-resolution and fast-conversion time-to-digital converter

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2003, Pages

  Hwang, Chorng Sii ^a   Chen, Poki ^b   Tsao, Hen Wai ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC CLOCKS; PHASE SHIFT; TIMING CIRCUITS;

PHASE DETECTORS;

ELECTRIC CONVERTERS;

EID: 0037483035     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. Hwang C.S., Jiang M.H., Tsao H.W. and Chen L.C. "A novel differential mode time-to-digital converter", International Conference on Electronic Measurement and Instruments, China Harbin, 1999.
2. Santos D.M. "A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip", IEEE Trans. on Nuclear Science, vol. 43, pp. 1717-1719, Jun. 1996.
3. Rahkonen T. and Ksotamovaara J. "The use of stabilized CMOS delay line for the digitization of short time intervals" IEEE J. Solid-State Circuits,vol. 28, pp. 887-894, Aug. 1993.
4. Chen, P., Liu S.I. and Wu J.S. "A low power high accuracy CMOS time-to-digital converter", IEEE International Symposium on Circuits and Systems, vol.1, pp.281-284, Jun., 1997.
5. Dudek P., Szczepanski S. and Hatfield J.V. "A high resolution CMOS time-to-digital converter utilizing a vernier delay line" IEEE J. Solid-State Circuits, vol. 35, pp. 240-247, Feb. 2000.
6. Gray C.T., Liu W.T., Noije W., Hughes T., and Cavin III R.K. "A sampling technique and its CMOS implementation with 1Gb/s bandwidth and 25ps resolution" IEEE J. Solid-State Circuits, vol. 29, pp. 340-349, Mar. 1994.
7. Christiansen J. "An integrated high resolution CMOS timing generator based on an array of delay locked loops" IEEE J. Solid-State Circuits, vol. 31, pp. 952-957, Jul. 1996.
8. th 2002.
9. Larsson, P. and Lee J.Y. "A 400 mW 50-380 MHz CMOS programmable clock recovery circuit" IEEE International ASIC Conference and Exhibit, pp.271-274,1995.
10. Novof I., Austin, J, Kelker R, Strayer D. and Wyatt S. "Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ±50 ps jitter" IEEE J. Solid-State Circuits, vol. 30, pp. 1259-1266, November 1995.