Fault-diagnosis of grid structures

Theoretical Computer Science

Volumn 290, Issue 2, 2003, Pages 1149-1174

  Caruso, Antonio ^a,b   Chessa, Stefano ^a,b   Maestrini, Piero ^a,b   Santi, Paolo ^a  

^a ISTI CNR   (Italy)

^b UNIVERSITY OF PISA   (Italy)

Author keywords

Fault diagnosis; Fault tolerance; Parallel architectures; System level diagnosis

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; GRAPH THEORY; LARGE SCALE SYSTEMS; PARALLEL PROCESSING SYSTEMS; SYSTEMS ANALYSIS; TELECOMMUNICATION LINKS;

DIAGNOSIS ALGORITHMS; GRID-CONNECTED SYSTEMS;

COMPUTER SYSTEM RECOVERY;

EID: 0037413286     PISSN: 03043975     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0304-3975(01)00200-6     Document Type: Article

References (18)

1. Barsi F., Grandoni F., Maestrini P. A theory of diagnosability of digital systems. IEEE Trans. Comput. C-25:1976;585-593.
2. Blough D., Sullivan G., Masson G.M. Efficient diagnosis of multiprocessor system under probabilistic models. IEEE Trans. Comput. 41:1992;1126-1136.
3. A. Caruso, D. Bernieri, P. Maestrini, Fault diagnosis of triangular grids, Technical Report IEI B4-08-06-00, Istituto di Elaborazione dell'Informazione, Pisa, Italy, 2000.
4. A. Caruso, S. Chessa, P. Maestrini, P. Santi, Diagnosis of regular structures, Proc. DSN-2000, IEEE Comput. Soc. Publ., 2000, Silver Spring, MD, pp. 213-222.
5. S. Chessa, Self-diagnosis of grid-interconnected systems with applications to self-test of VLSI wafers, Ph.D. Thesis TD-2/99, Department of Computer Science, University of Pisa, Italy, 1999.
6. S. Chessa, P. Maestrini, Correct and almost complete diagnosis of processor grids, Technical Report IEI B4-13-05-99, Istituto di Elaborazione dell'Informazione, Pisa, Italy, 1999.
7. 2.5) fault identification algorithm for diagnosable systems IEEE Trans. Comput. C-33:1984;486-492.
8. Hakimi S.L., Amin S.L. Characterization of connection assignment of diagnosable systems. IEEE Trans. Comput. C-23:1974;86-88.
9. Harary F. Graph Theory. 1972;Addison-Wesley, Reading, MA.
10. Huang K., Agarwal V.K., LaForge L., Thulasiraman K. A diagnosis algorithm for constant degree structures and its application of VLSI circuit testing. IEEE Trans. Parallel Dist. Systems. 44:1995;363-372.
11. Khanna S., Fuchs W.K. A graph partitioning approach to sequential diagnosis. IEEE Trans. Comput. 46:1997;39-47.
12. LaForge L.E., Huang K., Agarwal V.K. Almost sure diagnosis of almost every good element. IEEE Trans. Comput. 43:1994;295-305.
13. J. Maeng, M. Malek, A comparison connection assignment for self-diagnosis of multicomputer systems, Proc. FTCS-11, IEEE Comput. Soc. Publ., 1981, Silver Spring, MD, pp. 173-175.
14. Preparata F.P., Metze G., Chien R.T. On the connection assignment problem of diagnosable systems. IEEE Trans. Comput. EC-16:1967;848-854.
15. Rangarajan S., Fussel D., Malek M. Built-in testing of integrated circuit wafers. IEEE Trans. Comput. 39:1990;195-205.
16. P. Santi, Evaluation of a self-diagnosis algorithm for regular structures, Ph.D. Thesis TD-6/00, Department of Computer Science, University of Pisa, Italy, 2000.
17. Scheinerman E.R. Almost sure fault tolerance in random graphs. SIAM J. Comput. 16:1987;1124-1134.
18. Somani A.K., Agarwal V.K. Distributed diagnosis algorithm for regular interconnected systems. IEEE Trans. Parallel Dist. Systems. 41:1992;899-906.