An enhanced adaptive Q-tuning scheme for a 100-MHz fully symmetric OTA-based bandpass filter

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 4, 2003, Pages 585-593

  Kallam, Praveen ^a   Sánchez Sinencio, Edgar ^b   Karşilayan, Aydin Ilker ^b  

^a MAXIM INTEGRATED PRODUCTS   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

CMOS analog integrated circuits; Low voltage OTA C filter; Transconductance; Tuning

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; ERRORS; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUIT TESTING; NATURAL FREQUENCIES; OPERATIONAL AMPLIFIERS; PHASE LOCKED LOOPS; TRANSCONDUCTANCE; TUNING;

COMMON-MODE FEEDFORWARD; FREQUENCY TUNING; OPERATIONAL TRANSCONDUCTANCE AMPLIFIER;

BANDPASS FILTERS;

EID: 0037389143     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.809517     Document Type: Article

References (23)

1. N. M. Nguyen and R. G. Meyer, "Si IC compatible inductors and LC passive filters," IEEE J. Solid-State Circuits, vol. 25, pp. 1028-1031, Aug. 1990.
2. C. H. Chen, Y. K. Fang, C. W. Yang, and C. S. Tang, "A deep-submicron CMOS process compatible suspending high-Q inductor," IEEE Electron Device Lett., vol. 22, pp. 522-523, Nov. 2001.
3. K. W. Moulding and G. A. Wilson, "A fully integrated five gyrator filter at video frequencies," IEEE J. Solid-State Circuits, vol. 13, pp. 303-307, June 1978.
4. A. M. Durham, W. R. White, and J. B. Hughes, "Low distortion VLSI compatible self-tuned continuous-time monolithic filters," in Proc. IEEE Int. Symp. Circuits and Systems, 1991, pp. 1448-1451.
5. E. Sánchez-Sinencio and J. Silva-Martínez, "CMOS transconductance amplifiers, architectures and active filters: A tutorial," Proc. IEE-Circuits, Devices and Systems, vol. 147, pp. 3-12, Feb. 2000.
6. F. Krummenacher and N. Joehl, "A 4-MHz CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 23, pp. 750-758, June 1988.
7. J. Khoury, "Design of a 15-MHz CMOS continuous-time filter with on-chip tuning," IEEE J. Solid-State Circuits, vol. 26, pp. 1988-1997, Dec. 1991.
8. H. Khorramabadi and P. R. Gray, "High-frequency CMOS continuous-time filters," IEEE J. Solid-State Circuits, vol. 19, pp. 939-948. Dec. 1984.
9. J. Silva-Martínez, M. Steyaert, and W. Sansen, "A 10.7-MHz 68-dB SNR CMOS continuous-time filter with one-chip automatic tuning," IEEE J. Solid-State Circuits, vol 27, pp. 1843-1853, Dec. 1992.
10. J. Van Der Plas, "MOSFET-C filter with low excess noise and accurate automatic tuning," IEEE J. Solid-State Circuits, vol. 26, pp. 922-929, July 1991.
11. R. Schaumann, M. Ghausi, and K. Laker, Design of Analog Filters. Englewood Cliffs, NJ: Prentice-Hall, 1990, ch. 7.
12. C. Park and R. Schaumann, "Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter," IEEE J. Solid-State Circuits, vol. 23, pp. 987-996, Aug. 1988.
13. J. M. Stevenson and E. Sánchez-Sinencio, "An accurate quality factor tuning scheme for IF and high-Q continuous-time filters," IEEE J. Solid-State Circuits, vol. 33, pp. 1970-1978, Dec. 1998.
14. K. Kozma, D. Johns, and A. Sedra, "An approach for tuning high-Q continuous-time bandpass filters," in Proc. IEEE Int. Symp. Circuits and Systems, 1995, pp. 1037-1040.
15. Y. P. Tsividis, "Integrated continuous-time filter design-An overview," IEEE J. Solid-State Circuits, vol. 29, pp. 166-176, Mar. 1994.
16. S. Pavan and Y. Tsividis, "An analytical solution for a class of oscillators, and its application to filter tuning," IEEE Trans. Circuits Syst. I, vol. 45, pp. 547-556, May 1998.
17. F. Yang and C. Enz, "A low-distortion BiCMOS seventh-order Bessel filter operating at 2.5-V supply," IEEE J. Solid-State Circuits, vol. 31, pp. 321-330, Mar. 1996.
18. E. Sánchez-Sinencio, "Class notes on "Fully differential circuits" from Advanced Analog Techniques Course," Texas A&M Univ., College Station, TX, Spring 2000.
19. Z. Czarnul, T. Itakura, N. Dobashi, T. Uneo, T. Iida, and H. Tanimoto, "Design of fully balanced analog systems based on ordinary and/or modified single-ended opamps," IEICE Trans. Fundam. Electron., Commun. Comput. Sci., vol. E82-A, pp. 256-270, Feb. 1999.
20. F. Rezzi, A. Baschirotto, and R. Castello, "A 3-V 12-55-MHz BiCMOS pseudo-differential continuous-time filter," IEEE Trans. Circuits Syst. I, vol. 42, pp. 896-903, Nov. 1995.
21. A. N. Mohieldin, E. Sánchez-Sinencio, and J. Silva-Martínez, "A fully balanced pseudo-differential OTA with common-mode feedforward and inherent common-mode feedback detector," IEEE J. Solid-State Circuits, vol. 38, pp. 663-668, Apr. 2003.
22. S. Y. Hsiao and C. Y. Wu, "A parallel structure for CMOS four-quadrant analog multipliers and its application to a 2-GHz RF downconversion mixer," IEEE J. Solid-State Circuits, vol. 33, pp. 859-869, June 1998.
23. E. Sánchez-Sinencio, R. L. Geiger, and H. Nevarez-Lozano, "Generation of continuous-time two integrator loop OTA filter structures," IEEE Trans. Circuits Syst., vol. 35, pp. 936-946, Aug. 1988.