A 2-GHz CMOS image-reject receiver with LMS calibration

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 2, 2003, Pages 167-175

  Der, Lawrence ^a   Razavi, Behzad ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

Digital to analog conversion; Image rejection; Least mean square (LMS) calibration; Low noise amplifier; Mixer; Radio frequency (RF) CMOS; Variable delay circuit

Indexed keywords

ALGORITHMS; CODE DIVISION MULTIPLE ACCESS; DIGITAL SIGNAL PROCESSING; DIGITAL TO ANALOG CONVERSION; LEAST SQUARES APPROXIMATIONS;

IMAGE REJECTION;

CMOS INTEGRATED CIRCUITS;

EID: 0037321144     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.807407     Document Type: Article

References (14)

1. D.K. Weaver, Jr., "A third method of generation and detection of single-sideband signals," Proc. IRE, pp. 1703-1705, June 1956.
2. R. Hartley, "Modulation system," U.S. Patent 1 666 206, Apr. 1928.
3. B. Razavi, RF Microelectronics. Upper Saddle River, NJ: Prentice-Hall, 1998.
4. J. Crols and M. S. J. Steyaert, "A single-chip 900-MHz CMOS receiver front-end with a high performance low-IF topology," IEEE J. Solid-State Circuits, vol. 30, pp. 1483-1492, Dec. 1995.
5. F. Behbahani, et al., "An adaptive 2.4-GHz low-IF receiver in 0.6-μm CMOS for wideband wireless LAN," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2000, pp. 146-147.
6. S. Tadjpour, et al., "A 900-MHz dual-conversion low-IF GSM receiver in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1992-2002, Dec. 2001.
7. Montemayor and B. Razavi, "A self-calibrating 900-MHz CMOS image-reject receiver," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sweden, Sept. 2000.
8. L. Yu and M. Snelgrove, "A novel adaptive mismatch cancellation system for quadrature IF radio receivers," IEEE Trans. Circuits Syst. II, vol. 46, pp. 789-801, June 1999.
9. J. Maligeorgos and J. Long, "A 2-V 5.1-5.8 GHz image-reject receiver with wide dynamic range," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2000, pp. 322-323.
10. B. Widrow, et al., "Adaptive noise cancelling: Principles and applications," Proc. IEEE, vol. 63, pp. 1692-1716, Dec. 1975.
11. J. E. C. Brown, et al., "A 35-Mb/s mixed-signal decision-feedback equalizer for disk drives in 2-μm CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 1258-1266, Sept. 1996.
12. L. Der, "A 2-GHz CMOS image-reject receiver with sign-sign LMS calibration," Ph.D. dissertation, University of California at Los Angeles, June 2001.
13. A. Zolfaghari, A. Chan, and B. Razavi, "A 2.4-GHz 34-mW CMOS transceiver for frequency-hopping and direct-sequence applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2001, pp. 418-419, 471.
14. _, "Stacked inductors and transformers in CMOS technology," IEEE J. Solid-State Circuits, vol. 36, pp. 620-628, Apr. 2001.