A state-space behavioral model for CMOS Class E power amplifiers

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 2, 2003, Pages 132-138

  Reynaert, Patrick ^a   Mertens, Koen L R ^a   Steyaert, Michiel S J ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Class E; CMOS; Power amplifier; State space model

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIFFERENTIAL EQUATIONS; INTEGRATION; LAPLACE TRANSFORMS; LEAST SQUARES APPROXIMATIONS; MATHEMATICAL MODELS; MOSFET DEVICES; OPTIMIZATION; STATE SPACE METHODS; TIME DOMAIN ANALYSIS;

CLASS E POWER AMPLIFIER; DRAIN-SOURCE VOLTAGE; SWITCHED POWER AMPLIFIER;

POWER AMPLIFIERS;

EID: 0037320488     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.806602     Document Type: Article

References (27)

1. H. Krauss, C. Bostain, and F. Raab, Solid State Radio Engineering, New York: Wiley, 1980.
2. F. H. Raab, "High efficiency amplification techniques," IEEE J. Solid-State Circuits, vol. SSC-7, pp. 3-11, Dec. 1975.
3. ____, "Class-F power amplifiers with maximally flat waveforms," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 2007-2012, Nov. 1997.
4. N. O. Sokal and A. D. Sokal, "Class E, a new class of high-efficiency tuned single ended power amplifiers," IEEE J. Solid-State Circuits, SSC-10. pp. 168-176, June 1975.
5. D. Su and W. McFarland, "A 2.5-V, 1-Watt monolithic CMOS RF power amplifier," in Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May 1997, pp. 189-192.
6. K. C. Tsai and P. R. Gray, "A 1.9-GHz CMOS Class E power amplifier for wireless communications," IEEE J. Solid-State Circuits, vol. 34, pp. 962-970, July 1999.
7. C. Yoo and Q. Huang, "A common-gate switched, 0.9-W Class-E power amplifier with 41% PAE in 0.25 μm CMOS," in Proc. VLSI Circuits Symp., June 2000, pp. 104-107.
8. K. Mertens and M. Steyaert, "A 700-MHz, 1-Watt fully differential CMOS Class E power amplifier," IEEE J. Solid-State Circuits, vol. 37, pp. 137-141, Feb. 2000.
9. M. K. Kazimierczuk and D. Czarkowski, Resonant Power Converters, New York: Wiley, 1995.
10. D. M. Snider, "A theoretical analysis and experimental confirmation of the optimally loaded and overdriven RF power amplifier," IEEE Trans. Electron Devices, vol. ED.-14, pp. 851-857, Dec. 1967.
11. F. H. Raab, "Idealized operation of the class E tuned power amplifier," IEEE J. Solid-State Circuits, pp. 725-735, Dec. 1977.
12. R. E. Zulinski and J. W. Steadman, "Idealized operation of Class E frequency multipliers," IEEE Trans. Circuits Syst., CAS-33, pp. 1209-1218, Dec. 1986.
13. ____, "Class E power amplifiers and frequency multipliers with finite DC-feed inductance," IEEE Trans. Circuits Syst., vol. CAS-34, pp. 1074-1087, Sept. 1987.
14. C. H. Li and Y. O. Yam, "Maximum frequency and optimum performance of class E power amplifiers," IEE Proc. Circuits Devices Syst., vol. 141, pp. 174-184, June 1994.
15. P. Alinikula, K. Choi, and S. I. Long, "Design of Class E power amplifier with nonlinear parasitic output capacitance," IEEE Trans. Circuits Syst. II, vol. 46, pp. 114-118, Feb. 1999.
16. M. K. Kazimierczuk, "Exact analysis of Class E tuned power amplifiers with only one inductor and one capacitor in load network," IEEE J. Solid-State Circuits, vol. SSC-18, pp. 214-221, Apr. 1983.
17. ____, "Generalization of conditions for 100-percent efficiency and nonzero output power in power amplifiers and frequency multipliers," IEEE Trans. Circuits Syst., vol. CAS-33, pp. 805-807, Aug. 1986.
18. M. K. Kazimierczuk and K. Puczko, "Exact analysis of Class E tuned power amplifiers at any Q and switch duty cycle," IEEE Trans. Circuits Syst., vol. CAS-34, pp. 149-159, Feb. 1987.
19. G. H. Smith and R. E. Zulinski, "An exact analysis of Class E amplifiers with finite DC-feed inductance at any output Q," IEEE Trans. Circuits Syst., vol. 37, pp. 530-534, Apr. 1990.
20. L factor," IEEE Trans. Circuits Syst., vol. CAS-34, pp. 687-691, June 1987.
21. Ch. P. Avratoglou, N. C. Voulgaris, and F. Ioannidou, "Analysis and design of a generalized Class E tuned power amplifier," IEEE Trans. Circuits Syst., vol. 36, pp. 1068-1079, Aug. 1989.
22. K. Mertens and M. Steyaert, "Low voltage PA design in standard CMOS," in Proc. Workshop Adv. Analog Circuit Design, Noordwijk, The Netherlands, Apr. 2001, pp. 174-192.
23. R. H. Bartels and G. W. Stewart, "Solution of the matrix equation AX + XB = C," Commun. ACM, vol. 15, no. 9 pp. 84-92, 1972.
24. H. J. M. Veendrick, "Short circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE J. Solid-State Circuits, vol. SSC-19, pp. 468-473, Aug. 1984.
25. N. C. Li, G. L. Haviland and A. A. Tuszynski, "CMOS tapered buffer," IEEE J. Solid-State Circuits, vol. 25, p. 1005, Aug. 1990.
26. C. Prunty and L. Gal, "Optimum tapered buffer," IEEE J. Solid-State Circuits, vol. 27, pp. 118-119, Jan. 1992.
27. K. Mertens, P. Reynaert, and M. Steyaert, "Performance study of CMOS power amplifiers," in Proc. Eur. Solid-State Circuits Conf., Sept. 2001, pp. 712-714.