High performance hardware correlation coefficient assessment using programmable logic for ECG signals

Microprocessors and Microsystems

Volumn 27, Issue 1, 2003, Pages 33-39

  Rosado, Alfredo ^a   Bataller, Manuel ^a   Guerrero, Juan Francisco ^a   Calpe, Javier ^a   Francés, José Vicente ^a   Magdalena, José Rafael ^a  

^a UNIVERSITY OF VALENCIA   (Spain)

Author keywords

Correlation; Electrocardiogram; FPGA; Programmable logic; System on Chip

Indexed keywords

COMPUTER HARDWARE; ELECTROCARDIOGRAPHY; PROGRAM PROCESSORS; REAL TIME SYSTEMS;

PROGRAMMABLE LOGIC;

LOGIC DESIGN;

EID: 0037301870     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(02)00083-2     Document Type: Article

References (7)

1. Task Force of the European Society of Cardiology and the North American Society of Pacing and Electrophisiology, Heart Rate Variability, Standards of measurement, physiological interpretation and clinical use. Circulation. 93:1996;1043-1065.
2. Proakis J.G., Manolakis D.G. Digital Signal Processing: Principles, Algorithms and Applications. Third ed:1995;Prentice-Hall, Englewood Cliffs, NJ.
3. Oppenheim A.V., Schafer R.W. Discrete-Time Signal Processing, Prentice Hall Signal Processing Series. Second ed: 1999;Prentice-Hall, Englewood Cliffs, NJ.
4. Wakerly J.F. Digital Design Principles and Practices. Third ed: 1999;Prentice-Hall, Englewood Cliffs, NJ.
5. Morris Mano M., Kime C.R. Logic and Computer Design Fundamentals. Second ed: 2000;Prentice-Hall, Englewood Cliffs, NJ.
6. Xilinx Inc., Databook, USA, 2000, http://www.xilinx.com.
7. NEC Europe GmbH, Germany, 2001, http://www.nec.de/Products/Asic/SoCLite/Index.html.