Embedded instruction memory in automotive engine controllers

IEEE Transactions on Vehicular Technology

Volumn 52, Issue 1, 2003, Pages 173-183

  Oved, Tal ^a   Weiss, Shlomo ^a  

^a TEL AVIV UNIVERSITY   (Israel)

Author keywords

Automotive; Code compression; Embedded processors; Engine control; Memory systems

Indexed keywords

AUTOMOBILE ENGINES; CONTROL EQUIPMENT; CONTROL SYSTEM ANALYSIS; DATA STORAGE EQUIPMENT;

AUTOMOTIVE ENGINE CONTROLLERS;

EMBEDDED SYSTEMS;

EID: 0037275758     PISSN: 00189545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVT.2002.807127     Document Type: Article

References (22)

1. N. Tredennick and B. Shimamoto, "Embedded systems and the micro-processor," Microprocessor Rep., vol. 14, no. 4, April 2000.
2. J. L. Henning, "SPEC CPU2000: Measuring CPU performance in the new millenium," IEEE Computer, vol. 33, pp. 28-35, July 2000.
3. J. Engblom, "Why SpecInt95 should not be used to benchmark embedded systems tools," in Proc. ACM Sigplan Workshop Languages, Compilers, and Tools for Embedded Systems, May 1999.
4. P. L. Levin and R. Ludwig, "Crossroads for mixed-signal chips," IEEE Spectrum, vol. 39, pp. 38-42, Mar. 2002.
5. T. Cuatto, C. Passerone, C. Sansoe, F. Oregoretti, and A. Sangiovanni-Vincentelli, "A case study in embedded systems design: An engine control unit," Design Automat. Embedded Syst., vol. 6, pp. 71-88, 2000.
6. J. Ziv and A. Lempel, "A universal algorithm for sequential data compression," IEEE Trans. Inform. Theory, vol. IT-23, pp, 337-343, May 1977.
7. T. A. Welch, "A technique for high-performance data compression," IEEE Computer, vol. 17, pp. 8-19, June 1984.
8. P. A. Franaszek, P. Heidelberger, D. E. Poff, and J. T. Robinson, "Algorithms and data structures for compressed memory machines," IBM J. Res. Develop., vol. 45, no. 2, pp. 245-258, Mar. 2001.
9. T. B. Smith, B. Abali, D. E. Poff, and R. B. Tremaine, "Memory expansion technology (MXT): Competitive impact," IBM J. Res. Develop., vol. 45, no. 2, pp. 303-309, Mar. 2001.
10. A. Miretsky, A. Ben-Efraim, V. Sukonik, A. Saper, A. Ginsberg, R. Natan, and A. Dor, "RISC code compression model," in Proc. Embedded Systems Conf., Chicago, IL, Mar. 1999.
11. T. M. Kemp, R. M. Montoye, J. D. Harper, J. D. Palmer, and D. J. Auerbach, "A decompression core for powerPC," IBM J. Res. Develop., vol. 42, no. 6, pp. 807-812, Nov. 1998.
12. A. Wolfe and A. Chanin, "Executing compressed programs on an embedded RISC architecture," in Proc. Int. Symp. Microarchitecture, 1992, pp. 81-91.
13. M. Kozuch and A. Wolfe, "Compression of embedded system programs," in Proc. Int. Conf. Computer Design, 1994.
14. C. Lefurgy, E. Piccininni, and T. Mudge, "Evaluation of a high-performance code compression method," in Proc. Int. Symp. Microarchitecture, Haifa, Israel, Nov. 1999, pp. 93-102.
15. MPC 555 User's Manual MPC555UM/AD, Motorola Semiconductor Products Sector, 1999.
16. R. Stence, "32-bit architectures for embedded systems," in Proc. Int. Conf. Computer Design, Austin, TX, Oct. 1999, pp. 503-508.
17. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 3rd ed. San Francisco, CA: Morgan Kaufmann, 2002.
18. Modular Microcontroller Family: TPU Time Processor Unit TPURM/AD REV 3, Motorola Semiconductor Products Sector, 1996.
19. D. B. Stewart, D. E. Schmitz, and P. K. Khosla, "The chimera II real-time operating system for advanced sensor-based control applications," IEEE Trans. Syst., Man, Cybern., vol. 22, pp. 1282-1295, Nov./Dec. 1992.
20. D. Lioupis, A. Papagiannis, D. Psihogiou, and M. Stefanidakis, "Software peripherals requirements and constraints for real-time embedded systems," in IEEE Real-Time Embedded System Workshop, San Diego, CA, Dec. 2001.
21. B. Jacob, "Cache design for embedded real-time systems," in Embedded Systems Conf., Danvers, MA, June 1999.
22. M. Game and A. Booker, CodePack: Code Compression for PowerPC Processors: IBM Corp., 1998.