A new successive approximation architecture for low-power low-cost CMOS A/D converter

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 1, 2003, Pages 54-62

  Lin, Chi Sheng ^a   Liu, Bin Da ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

ADC; Low voltage; Parallel like; Successive approximation

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; ELECTRIC POTENTIAL; SYSTEMS ANALYSIS; THRESHOLD VOLTAGE;

LOW VOLTAGE; SUCCESSIVE APPROXIMATION REGISTER;

ANALOG TO DIGITAL CONVERSION;

EID: 0037252326     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.806257     Document Type: Article

References (16)

1. I. Mehr and D. Dalton, "A 500-Msample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications," IEEE J. Solid-State Circuits, vol. 34, pp. 912-920, July 1999.
2. A. Baschirotto, G. Brasca, V. Colonna, P. Cusinato, and G. Gandolfi, "A compact-disc analog-to-digital front-end in BiCMOS technology," IEEE Trans. Consumer Electron., vol. 46, pp. 343-352, May 2000.
3. S. Tsukamoto, W. G. Schofield, and T. Endo, "A CMOS 6-b, 400-Msample/s ADC with error correction," IEEE J. Solid-State Circuits, vol. 33, pp. 1939-1947, Dec. 1998.
4. M. Flynn and B. Sheahan, "A 400-Msample/s, 6-b CMOS folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 33, pp. 1932-1948, Dec. 1998.
5. B. S. Song, P. L. Rakers, and S. F. Gillig, "A 1-V 6-b 50-Msample/s current-interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, pp. 647-651, Apr. 2000.
6. S. Mortezapour and E. K. F. Lee, "A 1-V 8-bit successive approximation ADC in standard CMOS process," IEEE J. Solid-State Circuits, vol. 35, pp. 642-646, Apr. 2000.
7. A. Rossi and G. Fucili, "Nonredundant successive approximation register for A/D converters," Electron. Lett., vol. 32, no. 12, pp. 1055-1057, June 1996.
8. B. Razavi and B. A. Wooley, "Design techniques for high-speed, high resolution comparators," IEEE J. Solid-State Circuits, vol. 27, pp. 1916-1926, Dec. 1992.
9. G. M. Yin, F. O. Eynde, and W. Sansen, "A high-speed CMOS comparator with 8-b resolution,"IEEE J. Solid-State Circuits, vol. 27, pp. 208-211, Feb. 1992.
10. B. J. Blalock, P. E. Allen, and G. A. Rincon-Mora, "Design 1-V op amps using standard digital CMOS technology," IEEE Trans. Circuits Syst. II, vol. 45, pp. 769-780, July 1998.
11. S. Ogawa and K. Watanabe, "A switched-capacitor successive-approximation A/D converter," IEEE Trans. Instrum. Meas., vol. 4, pp. 847-853, Aug. 1993.
12. C. W. Webster and D. T. Comer, "An enhanced successive-approximation circuit for A/D conversion," in Proc. CICC'93, May 1993, pp. 28.2.1-4.
13. L. Wang, Y. Fukatsu, and K. Watanabe, "A CMOS R-2R ladder digital-to-analog converter and its characterization," in Proc. IMTC'01, May 2001, pp. 1026-1031.
14. M. Keon, "High performance analog to digital converter architectures," in Proc. Bipolar Circuit and Technology Meeting, Sept. 1989, pp. 35-43.
15. Y. Jiren and C. Svensson, "A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2 μm CMOS," IEEE J. Solid-State Circuits, vol. 29, pp. 866-872, Aug. 1994.
16. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.