Optimal design of the active droop control method for the transient response

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn 2, Issue , 2003, Pages 718-723

  Yao, Kaiwei ^a   Lee, Kisun ^a   Xu, Ming ^a   Lee, Fred C ^a  

^a VIRGINIA STATE UNIVERSITY   (United States)

Author keywords

Active droop control; Transient response; VR; VRM

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC IMPEDANCE; FEEDBACK CONTROL; PRODUCT DESIGN;

TRANSIENT RESPONSE;

VOLTAGE REGULATORS;

EID: 0037233005     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Ed Stanford, "Intel technology VR road map," Intel Power Supply Technology Symposium, Sept. 2001.
2. M. Zhang, "Powering Intel Pentium 4 processors," Intel Technology Symposium, 2000.
3. A.Waizman and C.Y. Chung, "Resonant free power network design using extended adaptive voltage positioning (EAVP) methodology," IEEE Trans. Advanced Packaging, vol. 24, pp. 236-244, Aug. 2001.
4. Intel document, "VRM 9.0 DC-DC converter design guidelines," Order number: 249205-002, April 2001.
5. Intel document, "Intel pentium 4 processor VR-down design guidelines," Order number: 249891-002, Jan. 2002.
6. R. Redl and N. O. Sokal, "Near-optimum dynamic regulation of DC-DC converters using feed-forward of output current and input voltage with current-mode control," IEEE Trans. Power Electron., vol. 1, pp. 181-192, July 1986.
7. G. K. Schoneman and D. M. Mitchell, "Output impedance considerations for switching regulators with current-injected control," in Proc. IEEE PESC, 1987, pp, 324-335.
8. R. Redl, B.P, Erisman and Z. Zansky, "Optimizing the load transient response of the buck converter," in Proc. IEEE APEC, 1998, pp. 170-176.
9. K. Yao, Y. Meng P. Xu and F.C. Lee, "Design considerations for VRM transient response based on the output impedance," in Proc. IEEE APEC, 2002, pp. 14-20.
10. B.M. Duduman, "Three-phase buck switching converter for Pentium 4 processors," Intersil application note AN9906, available at http://www.intersil.com/data/AN/AN9/AN9906/AN9906.pdf.
11. R. Lenk, "Understanding droop and programmable active droop," Fairchild application bulletin AB-24, Available at http://www.fairchildsemi.com/an/AB/AB-24.pdf.
12. B.T. Irving and M.M. Jovanovic, "Analysis, design, and performance evaluation of droop current-sharing method," in Proc. IEEE APEC, 2000, pp. 235-241.
13. J.W. Kim, H.S. Choi and B.H. Cho, "A novel droop method for the converter parallel operation," in Proc. IEEE APEC, 2001, pp. 959-964.
14. P.L. Wong, "Performance improvements of multi-channel interleaving voltage regulator modules with integrated coupling inductors," Dissertation of Virginia Polytechnic Institute and State University, March 2001.
15. R.B. Ridley, B.H. Cho and F.C. Lee, "Analysis and interpretation of loop gains of multiloop-controlled switching regulators," IEEE Trans. Power Electron., vol. 3, pp. 489-498, Oct. 1988.
16. "FAN5093: Two slice interleaved synchronous buck converter," Data sheet of Fairchild Semiconductor.
17. P.L. Wong, F.C. Lee, P. Xu and K. Yao, "Critical inductance in voltage regulator modules," in IEEE Trans. Power Electron., vol. 17, July 2002, pp, 485-492.