Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs)

Microprocessors and Microsystems

Volumn 26, Issue 6, 2002, Pages 263-280

  Ingersoll, Segreen ^a   Ziavras, Sotirios G ^a  

^a NEW JERSEY INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Dataflow computation; Field programmable gate arrays; Intelligent memories; Prototyping

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; DATA FLOW ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS; KNOWLEDGE ENGINEERING;

INTELLIGENT MEMORIES;

DATA STORAGE EQUIPMENT;

EID: 0037055515     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(02)00038-8     Document Type: Article

References (14)

1. Executing a program on the MIT tagged-token dataflow architecture
2. A preliminary architecture for a basic data-flow processor
3. Buffer assignment algorithms on data driven ASICs
4. A universal dynamically adaptable and programmable network router for parallel computers
5. The Epsilon dataflow processor
6. The manchester prototype dataflow computer
7. The future of systems research
8. A design study of the earth multiprocessor
9. Monsoon: An explicit token - Store architecture
10. Prototype implementation of a highly parallel dataflow machine EM4
11. An architecture of a data flow machine and its evaluation
12. Automatically partitioning threads for multithreaded architectures
13. Design philosophy of a data-driven processor: Q-p
14. HPSm, a high performance restricted data flow architecture having minimal functionality