메뉴 건너뛰기




Volumn 40, Issue 4, 2002, Pages 1017-1028

Cycle time estimation models for printed circuit board design

Author keywords

[No Author keywords available]

Indexed keywords

COMPETITION; DESIGN; ELECTRONICS INDUSTRY; ESTIMATION; INTEGRATED CIRCUIT LAYOUT; INTERNATIONAL TRADE; MANUFACTURE; MATHEMATICAL MODELS; PRINTED CIRCUIT MANUFACTURE; PRODUCT DEVELOPMENT; PRODUCTION ENGINEERING;

EID: 0037051309     PISSN: 00207543     EISSN: None     Source Type: Journal    
DOI: 10.1080/00207540110097680     Document Type: Article
Times cited : (5)

References (13)
  • 7
    • 0004137002 scopus 로고    scopus 로고
    • Cycle time estimation of printed circuit board design
    • Doctoral thesis, Rensselaer Polytechnic Institute, Troy, NY
    • (1999)
    • Haberle, K.R.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.