-
2
-
-
0028743437
-
Compiler transformations for high-performance computing
-
Dec.
-
D. F. Bacon, S. L. Graham, and O. J. Sharp. Compiler Transformations for High-Performance Computing. ACM Computing Surveys, 26(4), Dec. 1994.
-
(1994)
ACM Computing Surveys
, vol.26
, Issue.4
-
-
Bacon, D.F.1
Graham, S.L.2
Sharp, O.J.3
-
7
-
-
0002869825
-
Breaking new grounds over 3000 MOPS: A broadband mobile multimedia modem DSP
-
Toronto, Canada
-
G. Fettweis, M. Weiss, W. Drescher, U. Walther, F. Engel, and S. Kobayashi. Breaking new grounds over 3000 MOPS: A broadband mobile multimedia modem DSP. In Proc. of ICSPAT'98, pages 1547-1551, Toronto, Canada, 1998.
-
(1998)
Proc. of ICSPAT'98
, pp. 1547-1551
-
-
Fettweis, G.1
Weiss, M.2
Drescher, W.3
Walther, U.4
Engel, F.5
Kobayashi, S.6
-
10
-
-
85008025144
-
A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language
-
A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr. A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIPs) Using a Machine Description Language. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 1338 - 1354, 2001.
-
(2001)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, pp. 1338-1354
-
-
Hoffmann, A.1
Kogel, T.2
Nohl, A.3
Braun, G.4
Schliebusch, O.5
Wahlen, O.6
Wieferink, A.7
Meyr, H.8
-
13
-
-
0012992462
-
-
LANCE2
-
LANCE2. http://lsl2-www.informatik.uni-dortmund.de/lance/
-
-
-
-
17
-
-
0035188768
-
Low-Energy DSP code generation using a genetic algorithm
-
Austin, Texas
-
M. Lorenz, T. Dräger, R. Leupers, P. Marwedel, and G. P. Fettweis. Low-Energy DSP Code Generation Using a Genetic Algorithm. In Proceedings of the IEEE International Conference on Computer Design 2001, Austin, Texas, 2001.
-
(2001)
Proceedings of the IEEE International Conference on Computer Design 2001
-
-
Lorenz, M.1
Dräger, T.2
Leupers, R.3
Marwedel, P.4
Fettweis, G.P.5
-
18
-
-
79952695675
-
Optimized address assignment for DSPs with SIMD memory accesses
-
Yokohama, Japan
-
M. Lorenz, D. Kottmann, S. Bashford, R. Leupers, and P. Marwedel. Optimized Address Assignment for DSPs with SIMD Memory Accesses. In Asia and South Pacific Design Automation Conference, Yokohama, Japan, 2001.
-
(2001)
Asia and South Pacific Design Automation Conference
-
-
Lorenz, M.1
Kottmann, D.2
Bashford, S.3
Leupers, R.4
Marwedel, P.5
-
19
-
-
84937421176
-
Automatic SIMD parallelization of embedded applications based on pattern recognition
-
R. Manniesing, I. Karkowski, and H. Corporaal. Automatic SIMD Parallelization of Embedded Applications Based on Pattern Recognition. In 6th International Euro-Par Conference, Munich, pages 349-356, 2000.
-
(2000)
6th International Euro-Par Conference, Munich
, pp. 349-356
-
-
Manniesing, R.1
Karkowski, I.2
Corporaal, H.3
-
20
-
-
0013038634
-
-
Philips Semiconductors, www.trimedia.philips.com, 2000.
-
(2000)
-
-
-
24
-
-
0028722375
-
Power analysis of embedded software: A first step towards software power minimization
-
IEEE, December
-
V. Tiwari, S. Malik, and A. Wolfe. Power Analysis of Embedded Software: A First Step towards Software Power Minimization. In Transactions on VLSI Systems. IEEE, December 1994.
-
(1994)
Transactions on VLSI Systems
-
-
Tiwari, V.1
Malik, S.2
Wolfe, A.3
-
25
-
-
17144431957
-
Effective exploitation of a zero overhead loop buffer
-
May
-
G.-R. Uh, Y. Wang, D. Whalley, S. Jinturkar, C. Burns, and V. Cao. Effective Exploitation of a Zero Overhead Loop Buffer. In Proceedings of Workshop on Languages, Compilers, and Tools for Embedded Systems, pages 10-19, May 1999.
-
(1999)
Proceedings of Workshop on Languages, Compilers, and Tools for Embedded Systems
, pp. 10-19
-
-
Uh, G.-R.1
Wang, Y.2
Whalley, D.3
Jinturkar, S.4
Burns, C.5
Cao, V.6
|