메뉴 건너뛰기




Volumn 4, Issue , 2002, Pages 3244-3249

The future DC-DC converter as an enabler of low energy consumption systems with dynamic voltage scaling

Author keywords

[No Author keywords available]

Indexed keywords

BATTERY LIFE; DC DC CONVERTERS; DYNAMIC VOLTAGE SCALING; LOW ENERGY CONSUMPTION SYSTEM; POWER DISSIPATION;

EID: 0036953621     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IECON.2002.1182918     Document Type: Conference Paper
Times cited : (13)

References (17)
  • 1
    • 0003882780 scopus 로고    scopus 로고
    • Energy-efficient processor system design
    • Ph'D thesis University of California
    • T.D. Burd., "Energy-Efficient Processor System Design", Ph'D thesis University of California
    • Burd, T.D.1
  • 6
    • 0012590684 scopus 로고    scopus 로고
    • Emerging classes of mobile personal computers
    • Giga Information Group
    • Rob. Enderle, "Emerging Classes of Mobile Personal Computers", Planning Assumption, 2001 Giga Information Group.
    • (2001) Planning Assumption
    • Enderle, R.1
  • 7
    • 0012575277 scopus 로고    scopus 로고
    • www.transmeta.com
  • 9
    • 0004051569 scopus 로고    scopus 로고
    • High-efficiency, low-voltage dc-dc conversion for portable applications
    • Ph.D. thesis, Univ. California, Berkeley, CA
    • A. Stratakos. "High-Efficiency, Low-Voltage dc-dc Conversion for Portable Applications", Ph.D. thesis, Univ. California, Berkeley, CA, 1999.
    • (1999)
    • Stratakos, A.1
  • 12
    • 0029292591 scopus 로고
    • A low on-resistance, high-current GaAs power VFET
    • April
    • D. L. Plumton, et al., "A Low On-Resistance, High-Current GaAs Power VFET", IEEE Electron Device Letters, vol. 16, no. 4, April 1995.
    • (1995) IEEE Electron Device Letters , vol.16 , Issue.4
    • Plumton, D.L.1
  • 16
    • 0032023709 scopus 로고    scopus 로고
    • Variable supply- voltage scheme for low-power high-speed CMOS digital design
    • March
    • Tadahiro Kuroda, Kojiro Suzuki, Shini Mita, et al., "Variable Supply- Voltage Scheme for Low-Power High-Speed CMOS Digital Design", IEEE Journal of Solid-State Circuits, vol. 33, no. 3, March 1998, pp. 454-462.
    • (1998) IEEE Journal of Solid-State Circuits , vol.33 , Issue.3 , pp. 454-462
    • Kuroda, T.1    Suzuki, K.2    Mita, S.3
  • 17


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.