Formulating SoC test scheduling as a network transportation problem

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 12, 2002, Pages 1517-1525

  Koranne, Sandeep ^a  

^a Tanner Research Inc   (United States)

Author keywords

Approximation algorithms; Embedded core based test scheduling; Parallel unrelated multiprocessor scheduling; Single source unsplittable flow; System on chip test; VLSI test

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; COMPUTER NETWORKS; PARALLEL PROCESSING SYSTEMS; VLSI CIRCUITS;

PARALLEL UNRELATED MULTIPROCESSOR SCHEDULING;

COMPUTER AIDED DESIGN;

EID: 0036908644     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.804382     Document Type: Article

References (24)

1. J. Aerts and E.J. Marinissen, "Scan chain design for rest time reduction in core-based IC's," Proc. IEEE Int. Test Conf. (ITC), pp. 448-457, Oct. 1998.
2. K. Chakrabarty, "Design of system-on-a-chip test access architectures under place-and-route and power constraints," Proc. ACM/IEEE Design Automation Conf. (DAC), pp. 432-437, June 2000.
3. _, "Test scheduling for core-based systems using mixed-integer linear programming," IEEE Trans. Computer-Aided Design, vol. 19, pp. 1163-1174, Oct. 2000.
4. _, "Optimal test access architectures for system-on-a-chip," ACM Trans. Design Automation Electron. Syst., vol. 6, pp. 26-49, Jan. 2001.
5. Y. Dinitz, N. Garg, and M.X. Goemans, "On the single source unsplittable flow problem," Combinatorica, vol. 19, pp. 17-42, 1999.
6. E. Horowitz and S. Sahni, "Exact and approximate algorithms for scheduling nonidentical procesors," J. ACM, vol. 23, pp. 317-327, 1976.
7. Y. Huang, W.T. Cheng, C.C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S.M. Reddy, "Resource allocation and test scheduling for concurrent test of core-based SOC design," in Proc. Asian Test Symp. (ATS), Nov. 2001, pp. 265-270.
8. IEEE P1500 Web Sire [Online]. Available: http://grouper.ieee.org/groups/1500/.
9. V. Iyengar, K. Chakrabarty, and E.J. Marinissen, "Test wrapper and test access mechanism co-optimization for system-on-a-chip," Proc. IEEE Int. Test Conf. (ITC), pp. 1023-1032; Oct. 2001.
10. _, "On using rectangle packing for SOC wrapper/TAM co-optimization," Proc. IEEE VLSI Test Symp. (VTS), pp. 253-258, May 2002.
11. V. Iyengar and K. Chakrabarty, "Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip," Proc. IEEE VLSI Test Symp. (VTS), pp. 368-374, May 2001.
12. R. Kapur, M. Lousberg, T. Taylor, B. Keller, P. Reuter, and D. Kay, "CTL, the language for describing core-based test," Proc. IEEE Int. Test Conf. (ITC), pp. 131-139, Oct. 2001.
13. M. Keating and P. Bricaud, Reuse Methodology Manual for System-on-Chip Designs. New York: Kluwer, 1998.
14. S. Koranne, "On test scheduling for core-based SOC's," in Proc. VLSI Design/ASP-DAC 2002, Jan. 2002, pp. 505-510.
15. E. Larsson and Z. Peng, "An integrated system-on-chip test framework," in Proc. Design, Automation, and Test in Europe (DATE), Mar. 2001, pp. 138-144.
16. J.K. Lenstra, D.B. Shmoys, and E. Tardos, "Approximation algorithms for scheduling unrelated parallel machines," Proc. 28th Annual IEEE Symp. Foundations of Computer Science (FOCS), pp. 217-224, 1987.
17. E.J. Marinissen, S.K. Goel, and M. Lousberg, "Wrapper design for embedded core test," Proc. IEEE Int. Test Conf. (ITC), pp. 911-920, Oct. 2000.
18. E.J. Marinissen, V. Iyengar, and K. Chakrabarty. ITC '02 SOC Benchmark Website. [Online]. Available: http://www.extra.research.philips.com/itc02socbenchm/.
19. _, "A set of benchmarks for modular testing of SOC's," in Proc. Int. Test Conf. (ITC), Oct. 2002.
20. V. Muresan et al., "A comparison of classical scheduling approaches in power-constrained block-test scheduling," Proc. IEEE Int. Test Conf. (ITC), pp. 882-891, Oct. 2000.
21. P. Rosinger, B. Al-Hashimi, and N. Nicolici, "Power constrained test scheduling using power profile manipulation," in Proc. Int. Symp. Circuits Syst. (ISCS), May 2001, pp. 251-254.
22. M. Sugihara, H. Date, and H. Yasuura, "A novel test methodology for core-based system LSI's and a testing time minimization problem," Proc. IEEE Int. Test Conf. (ITC), pp. 465-472, Oct. 1998.
23. Y. Zorian, "Test requirements for embedded core-based systems and IEEE P1500," Proc. IEEE Int. Test Conf. (ITC), pp. 191-199, Nov. 1997.
24. Y. Zorian, E.J. Marinissen, and S. Dey, "Testing embedded-core based system chips," Proc. IEEE Int. Test Conf. (ITC), pp. 130-143, Oct. 1998.