Dynamic compilation for energy adaptation

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 158-163

  Unnikrishnan, P ^a   Chen, G ^a   Kandemir, M ^a   Mudgett, D R ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPILE TIME; DYNAMIC COMPILATION; EXECUTION TIME;

CACHE MEMORY; CODES (SYMBOLS); CONSTRAINT THEORY; OPTIMIZATION; RESPONSE TIME (COMPUTER SYSTEMS); SOFTWARE ENGINEERING;

PROGRAM COMPILERS;

EID: 0036907195     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774595     Document Type: Conference Paper

References (15)

1. B. R. Buck and J. K. Hollingsworth. An api for runtime code patching. Journal of High Performance Computing Applications, 14(4):317-329, Winter 1994.
2. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. DeMan. Global communication and memory optimizing transformations for low power signal processing systems. In Proc. the IEEE Workshop on VLSI Signal Processing, pages 178-187, 1994.
3. S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In Proc. the SIGPLAN Conference on Programming Language Design and Implementation, La Jolla, CA, June 1995.
4. V. Delaluz, M. Kandemir, N, Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. DRAM energy management using software and hardware directed power mode control. In Proc. the 7th International Conference on High Performance Computer Architecture, Monterrey, Mexico, January 2001.
5. K. Ebcioglu and E. R. Altman. DAISY: dynamic compilation for 100% architectural compatibility. In Proc. the International Symposium on Computer Architecture, 1997.
6. D. R. Engler. VCODE: a retargetable, extensible, very fast dynamic code generation system. In Proc. the 23rd ACM Conference on Programming Language Design and Implementation, 1996.
7. K. Ghose and M. B. Kamble. Reducing power in superscalar processor caches using subbanking, multiple line buffers, and bit-line segmentation. In 1999 Proc. the International Symposium Low Power Electronics and Design, 1999, pages 70-75.
8. B. Grant, M. Philipose, M. Mock, C. Chambers, and S. J. Eggers. An evaluation of staged run-time optimizations in DyC. In Proc. Conference on Programming Language Design and Implementation, May 1999.
9. I. Kadayif, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and A. Sivasubramaniam. EAC: a compiler framework for high-level energy estimation and optimization. In Proc. the 5th Design Automation and Test in Europe Conference, Paris, France, 4-8 March, 2002.
10. J. R. Larus and E. Scharr. EEL: machine-independent executable editing. In Proc. SIGPLAN Conference on Programming Language Design and Implementation, 1995.
11. K. Mckinley, S. Carr, and C.-W. Tseng. Improving data locality with loop transformations. ACM Transactions on Programming Languages and Systems, 18(4):424-453, July 1996.
12. B. P. Miller, M. D. Callaghan, J. M. Cargille, J. K. Hollingsworth, R. B. Irvin, K. L. Karavanic, K. Kunchithapadam, and T . Newhall. The Paradyn parallel performance measurement tools. IEEE Computer, 28(11), 1995, pp. 37-46.
13. A. Srivastava and A. Eustace. ATOM: a system for building customized program analysis tools. In Proc. the SIGPLAN Conference on Programming Language Design and Implementation, May 1994, Orlando, FL, pp. 196-205.
14. R. Wilson et al. SUIF: an infrastructure for research on parallelizing and optimizing compilers. ACM SIGPLAN Notices, 29(12):31-37, December 1994.
15. M. Wolfe. High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996.