D-optimal sequential experiments for generating a simulation-based cycle time-throughput curve

Operations Research

Volumn 50, Issue 6, 2002, Pages

  Park, Sungmin ^a   Fowler, John W ^a   Mackulak, Gerald T ^a   Keats, J Bert ^a   Carlyle, W Matthew ^a  

^a Arizona State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; MANUFACTURE; PRECISION ENGINEERING; PRODUCT DESIGN; THROUGHPUT;

SEMICONDUCTOR WAFER FABRICATION;

SILICON WAFERS;

EID: 0036878907     PISSN: 0030364X     EISSN: None     Source Type: Journal    
DOI: 10.1287/opre.50.6.981.347     Document Type: Article

References (24)

1. Bates, D. M., D. G. Watts. 1988. Nonlinear Regression Analysis and Its Applications. John Wiley and Sons, New York.
2. Box, G. E. P., H. L. Lucas. 1959. Design of experiments in non-linear situations. Biometrika 46(1/2) 77-90.
3. Cheng, R. C. H., J. P. C. Kleijnen. 1999. Improved design of queueing simulation experiments with highly heteroscedastic responses. Oper. Res. 47(5) 762-777.
4. _, _, V. B. Melas. 2000. Optimal design of experiments with simulation models of nearly saturated queues. J. Statist. Planning Inference 85(1-2) 19-26.
5. Dayhoff, J. E., R. W. Atherton. 1986. Signature analysis of dispatch schemes in wafer fabrication. IEEE Trans. Components, Hybrids, Manufacturing Tech. CHMT-9(4) 518-525.
6. Fishman, G. S. 1972. Bias consideration in simulation experiments. Oper. Res. 20(4) 785-790.
7. Fowler, J. W., G. Feigin, R. Leachman. 1995. Semiconductor manufacturing testbed: Data sets. Working paper, Department of Industrial Engineering, Arizona State University, Tempe, AZ.
8. _, S. Brown, H. Gold, A. Schoemig. 1997, Measurable improvements in cycle-time-constrained capacity. IEEE Internat. Sympos. Semiconductor Manufacturing Conf. Proc. San Francisco, CA, A21-A24.
9. _, S. Park, G. T. Mackulak, D. L. Shunk. 2001. Efficient cycle time-throughput curve generation using a fixed sample size procedure. Internat. J. Production Res. 39(12) 2595-2613.
10. Fromm, H. 1992. Some remarks on cycle time, variability, zero inventories, and costs in microelectronics manufacturing lines. IBM Technical Report TR 28.167, German Manufacturing Technology Center, Sindelfingen, Germany.
11. Gafarian, A. V., C. J. Ancker, Jr., T. Morisaku. 1978. Evaluation of commonly used rules for detecting "steady state" in computer simulation. Naval Res. Logist. Quart. 25 511-529.
12. Glassey, C. R., W. W. Weng. 1991. Dynamic batching heuristic for simultaneous processing. IEEE Trans. Semiconductor Manufacturing 4(2) 77-82.
13. Hopp, W. J., M. L. Spearman. 1996. Factory Physics: Foundations of Manufacturing Management. Irwin, Chicago, IL.
14. Horn, R. A., C. R. Johnson. 1985. Matrix Analysis. Cambridge University Press, Cambridge, U.K.
15. Kiefer, J. 1962. Two more criteria equivalent to D-optimality of designs. Ann. Math. Statist. 33(2) 792-796.
16. _, J. Wolfowitz. 1960. The equivalence of two extremum problems. Canadian J. Math. 12 363-366.
17. Law, A. M., W. D. Kelton. 2000. Simulation Modeling and Analysis, 3rd ed. McGraw Hill, New York.
18. Montgomery, D. C., E. A. Peck, G. G. Vining. 2001. Introduction to Linear Regression Analysis, 3rd ed. John Wiley and Sons, New York.
19. Myers, R. H., D. C. Montgomery. 1995. Response Surface Methodology. John Wiley and Sons, New York.
20. Phojanamongkoikij, N. 2000. Analytical models of batch processing for optimal control of semiconductor manufacturing. Ph.D. dissertation, Arizona State University, Tempe, AZ.
21. Pukelsheim, F. 1995. Optimum Design of Experiments. Chapman and Hall, New York.
22. Robinson, S. 1999. Three sources of simulation inaccuracy (and how to overcome them). Proc. 1999 Winter Simulation Conf. Phoenix, AZ, 1701-1708.
23. Wald, A. 1943. On the efficient design of statistical investigations. Ann. Math. Statist. 14(2) 134-140.
24. Wright Williams & Kelly. 1999. Factory Explorer™ User's Guide and Reference Topics. Wright Williams & Kelly, Portland, OR.