A quasi-matrix ferroelectric memory for future silicon storage

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 11, 2002, Pages 1479-1484

  Nishihara, Toshiyuki ^a   Ito, Yasuyuki ^a  

^a SONY CORPORATION   (Japan)

Author keywords

Ferroelectric capacitors; Ferroelectric memories; Nonvolatile memories

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; CROSSTALK; FERROELECTRIC DEVICES; SPURIOUS SIGNAL NOISE; TRANSISTORS;

FERROELECTRIC CAPACITORS; FERROELECTRIC MEMORIES; QUASI-MATRIX FERROELECTRIC MEMORY; SILICON-STORAGE MEDIA;

NONVOLATILE STORAGE;

EID: 0036858570     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.802358     Document Type: Article

References (5)

1. K. Imamiya and Y. Sugiura et al., "A 130 mm2 256 Mb NAND flash with shallow trench isolation technology," ISSCC Dig. Tech. Papers, p. 112, 1999.
2. J. T. Evans and R. Womack, "An experimental 512-bit nonvolatile memory with ferroelectric storage cell," IEEE J. Solid-State Circuits, vol. 23, p. 1171, 1988.
3. T. Nakamura and Y. Nakano et al., "A single-transistor ferroelectric memory cell," ISSCC Dig. Tech. Papers, p. 68, 1995.
4. C. P. de Araujo and L. McMillan et al., "The future of ferroelectric memories," ISSCC Dig. Tech. Papers, p. 258, 2000.
5. Y. Chung and M. Choi et al., "A 3.3 V 4 Mb nonvolatile ferroelectric RAM with a selectively-driven double-pulsed plate read/write-back scheme," Symp. VLSI Circuits Dig. Tech. Papers, p. 97, 1999.