A hardware-software real-time operating system framework for SoCs

IEEE Design and Test of Computers

Volumn 19, Issue 6, 2002, Pages 44-51

  Mooney III, Vincent J ^a   Blough, Douglas M ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; FORMAL LOGIC; MICROPROCESSOR CHIPS; PROGRAM COMPILERS; REAL TIME SYSTEMS; SOFTWARE PROTOTYPING;

REAL-TIME OPERATING SYSTEMS (RTOS);

COMPUTER OPERATING SYSTEMS;

EID: 0036858279     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2002.1047743     Document Type: Article

References (10)

1. G. De Micheli and M. Sami, eds., Hardware/Software Co-Design, Kluwer Academic, Boston, 1996.
2. Proc. IEEE, Special Issue on Hardware/Software Co-Design, IEEE Press, Piscataway, N.J., Mar. 1997.
3. D. Sun et al., Atalanta: A New Multiprocessor RTOS Kernel for System-on-a-Chip Applications, tech. report GIT-CC-02-19, Georgia Inst. of Technology, Atlanta, 2002; http://www.cc.gatech.edu/pubs.html.
4. R.K. Gupta, Co-Synthesis of Hardware and Software for Digital Embedded Systems, Kluwer Academic, Boston, 1995.
5. B.S. Akgul and V. Mooney, "System-on-a-Chip Processor Support in Hardware," Proc. Design, Automation, and Test in Europe (DATE 01), IEEE CS Press, Los Alamitos, Calif., 2001, pp. 633-639.
6. B.S. Akgul, J. Lee, and V. Mooney, "System-on-a-Chip Processor Synchronization Hardware Unit with Task Preemption Support," Proc. Int'l Conf. Compilers, Architecture, and Synthesis for Embedded Systems (CASES 01), ACM Press, New York, 2001, pp. 149-157.
7. P. Shiu, Y. Tan, and V. Mooney, "A Novel Parallel Deadlock Detection Algorithm and Architecture," Proc. Int'l Symp. Hardware/Software Codesign (CODES 01), ACM Press, New York, 2001, pp. 30-36.
8. M. Shalan and V. Mooney, "A Dynamic Memory Management Unit for Embedded Real-Time System-on-a-Chip," Proc. Int'l Conf. Compilers, Architecture, and Synthesis for Embedded Systems (CASES 00), ACM Press, New York, 2000, pp. 180-186.
9. M. Shalan and V. Mooney, "Hardware Support for Real-Time Embedded Multiprocessor System-on-a-Chip Memory Management," Proc. Int'l Symp. Hardware/Software Codesign (CODES 02), ACM Press, New York, 2002, pp. 79-84.
10. S. Morgan, "Jini to the Rescue," IEEE Spectrum, vol. 37, no. 4, Apr. 2000, pp. 44-49.