메뉴 건너뛰기




Volumn 8, Issue 5, 2002, Pages 345-356

A new FPGA/DSP-based parallel architecture for real-time image processing

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DIGITAL SIGNAL PROCESSING; FIELD PROGRAMMABLE GATE ARRAYS; PARALLEL PROCESSING SYSTEMS; REAL TIME SYSTEMS;

EID: 0036817074     PISSN: 10072014     EISSN: None     Source Type: Journal    
DOI: 10.1006/rtim.2001.0273     Document Type: Article
Times cited : (81)

References (23)
  • 2
    • 0012031272 scopus 로고
    • Design of a massively parallel processor
    • Batcher, K.E. (1987) Design of a massively parallel processor. IEEE Transactions on Computers C-29: 1523-1538.
    • (1987) IEEE Transactions on Computers , vol.C-29 , pp. 1523-1538
    • Batcher, K.E.1
  • 4
    • 0003859414 scopus 로고
    • Englewood Cliffs, NJ: Prentice-Hall
    • Kung, S.Y. et al. (1988) VLSI Array Processor. Englewood Cliffs, NJ: Prentice-Hall.
    • (1988) VLSI Array Processor
    • Kung, S.Y.1
  • 5
    • 0024748711 scopus 로고
    • Connection autonomy in SIMD computers: A VLSI implementation
    • Maresca, M. et al. (1990) Connection autonomy in SIMD computers: a VLSI implementation. Journal of Parallel and Distributed Computing 7: 302-320.
    • (1990) Journal of Parallel and Distributed Computing , vol.7 , pp. 302-320
    • Maresca, M.1
  • 9
    • 0025746366 scopus 로고
    • Architectures massivement parallèles pour la vision artificielle
    • Mérigot, A. et al. (1991) Architectures massivement parallèles pour la vision artificielle. Annales des Télécommunications 46: 78-89.
    • (1991) Annales des Télécommunications , vol.46 , pp. 78-89
    • Mérigot, A.1
  • 11
    • 0019717085 scopus 로고
    • PASM: A partitionable SIMD/MIMD system for image processing and pattern recognition
    • Siegel, H.J. et al. (1981) PASM: A partitionable SIMD/MIMD system for image processing and pattern recognition. IEEE Transactions on Computers C-30: 934-947.
    • (1981) IEEE Transactions on Computers , vol.C-30 , pp. 934-947
    • Siegel, H.J.1
  • 12
    • 0023538231 scopus 로고
    • The Warp computer: Architecture, implementation and performance
    • Annaratone, M. et al. (1987) The Warp computer: architecture, implementation and performance. IEEE Transactions on Computer C-29:1523 1538.
    • (1987) IEEE Transactions on Computer , vol.C-29 , pp. 1523-1538
    • Annaratone, M.1
  • 13
    • 0024169218 scopus 로고
    • iWarp: An integrated solution to high-speed parallel computing
    • Borkar, S. et al. (1988) iWarp: an integrated solution to high-speed parallel computing. Proceedings of Supercomputing'88, pp. 330-339.
    • (1988) Proceedings of Supercomputing'88 , pp. 330-339
    • Borkar, S.1
  • 16
    • 0025857028 scopus 로고
    • Parallel image processing system a modular architecture using dedicated image processing modules and a graphics processor
    • September 1990, Hong Kong
    • Raman, S. & Clarkson, T. (1990) Parallel image processing system a modular architecture using dedicated image processing modules and a graphics processor. IEEE, Conference on Computer and Communication Systems, September 1990, Hong Kong, pp. 319-323.
    • (1990) IEEE, Conference on Computer and Communication Systems , pp. 319-323
    • Raman, S.1    Clarkson, T.2
  • 17
    • 0029212188 scopus 로고
    • The application of parallel DSP networks to real time image processing
    • London, UK
    • Young, E. (1995) The application of parallel DSP networks to real time image processing. IEE Colloquium on Applications of Machine Vision, London, UK, pp. 11/1-11/6.
    • (1995) IEE Colloquium on Applications of Machine Vision , pp. 111-116
    • Young, E.1
  • 18
    • 0024888915 scopus 로고
    • Design of a multi-processor system using TMS320C25 for real time image processing
    • Portland, OR, USA
    • Srinivasan, S. & Govindaraj, H. (1989) Design of a multi-processor system using TMS320C25 for real time image processing. IEEE International Symposium on Circuits and Systems, Portland, OR, USA, Vol. 3, pp. 1915-1918.
    • (1989) IEEE International Symposium on Circuits and Systems , vol.3 , pp. 1915-1918
    • Srinivasan, S.1    Govindaraj, H.2
  • 22
    • 0031700576 scopus 로고
    • GOLD: A parallel real-time stereo vision system for generic obstacle and lane detection
    • Bertozzi, M. & Broggi, A. (1988) GOLD: a parallel real-time stereo vision system for generic obstacle and lane detection. IEEE Transactions on Image Processing 7: 62-81.
    • (1988) IEEE Transactions on Image Processing , vol.7 , pp. 62-81
    • Bertozzi, M.1    Broggi, A.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.