A 1.2 V rail-to-rail analog CMOS rank-order filter with k-WTA capability

Analog Integrated Circuits and Signal Processing

Volumn 32, Issue 3, 2002, Pages 219-230

  Hung, Yu Cherng ^a   Liu, Bin Da ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

k WTA; Low voltage operation; Rank order filter

Indexed keywords

COMPARATOR CIRCUITS; COMPUTER SIMULATION; DIGITAL FILTERS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUIT TESTING;

K-WINNER-TAKE-ALL CAPABILITY; RANK-ORDER FILTER; SOFTWARE PACKAGE HSPICE;

CMOS INTEGRATED CIRCUITS;

EID: 0036754226     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1020395524854     Document Type: Article

References (10)

1. Robinson, M. E., Yoneda, H. and Sanchez-Sinencio, E., "A modular CMOS design of a hamming network." IEEE Trans. Neural Networks 3(3), pp. 444-455, 1992.
2. Choi, J. and Sheu, B. J., "A high-precision VLSI winner-take-all circuit for self-organizing neural networks." IEEE J. Solid-State Circuits 28(5), pp. 576-583, 1993.
3. Sasaki, M., Inoue, T., Shirai, Y. and Ueno, F., "Fuzzy multiple-input maximum and minimum circuits in current mode and their analyses using bounded-difference equations." IEEE Trans. Comput. 39(6), pp. 768-774, 1990.
4. Huang, C. Y. and Liu, B. D., "Current-mode multiple input maximum circuit for fuzzy logic controllers." Electron. Lett. 30(23), pp. 1924-1925, 1994.
5. Huang, C. Y., Wang, C. J. and Liu, B. D., "Modular current-mode multiple minimum circuit for fuzzy logic controllers," in Proc. 1996 Int. Symp. Circuits Syst., Atlanta, Georgia, pp. 361-363, 1996.
6. Morgan, D. R., "Analog sorting network ranks inputs by amplitude and allows selection." Electron. Design, pp. 72-73, 1973.
7. Lin, J. S. J. and Holmes, W. H., "Analog implementation of median filters for real-time signal processing." IEEE Trans. Circuits Syst. 35, pp. 1032-1033, 1988.
8. Liu, B. D., Tsay, C. S., Chen, C. H., Lu, E. H. and Laih, C. S., "An analog median filter with linear complexity for real-time processing," in Proc. IEEE Int. Symp. Circuits Syst., pp. 2565-2568, 1991.
9. Jarske, T. and Vainio, O., "A review of median filter systems for analog signal processing." Analog Integr. Circuits Signal Process 3, pp. 127-135, 1993.
10. Hosotani, S., Miki, T., Maeda, A. and Yazawa, N., "An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumption." IEEE J. Solid-State Circuits 25(1), pp. 167-172, 1990.