|
Volumn 12, Issue 3, 2002, Pages 1872-1875
|
A hybrid Nb/CMOS integration process for superconducting tunnel junction imaging arrays
a
IEEE
(United States)
|
Author keywords
Hybrid structures; Nb AlO x Nb; Planarization; Superconducting tunnel junctions
|
Indexed keywords
IMAGING ARRAYS;
CHEMICAL MECHANICAL POLISHING;
CMOS INTEGRATED CIRCUITS;
ELECTRIC CURRENTS;
ELECTRON CYCLOTRON RESONANCE;
IMAGING SYSTEMS;
PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION;
SILICON WAFERS;
TUNNEL JUNCTIONS;
SEMICONDUCTOR JUNCTIONS;
|
EID: 0036732063
PISSN: 10518223
EISSN: None
Source Type: Journal
DOI: 10.1109/TASC.2002.802945 Document Type: Article |
Times cited : (1)
|
References (7)
|