Formal verification for analysis and design of logic controllers for reconfigurable machining systems

IEEE Transactions on Robotics and Automation

Volumn 18, Issue 4, 2002, Pages 463-474

  Kalita, Dhrubajyoti ^b   Khargonekar, Pramod P ^a,c  

^a IEEE   (United States)

^b INTEL CORPORATION   (United States)

^c University of Florida   (United States)

Author keywords

Formal verification; Logic control; Machining systems; Reconfigurable manufacturing systems; RTTL; TTM

Indexed keywords

FORMAL VERIFICATION; REAL TIME TEMPORAL LANGUAGE; RECONFIGURABLE MACHINING SYSTEMS; TIMED TRANSITION MODELS;

CLOSED LOOP CONTROL SYSTEMS; CONTROL SYSTEM ANALYSIS; CONTROL SYSTEM SYNTHESIS; FORMAL LANGUAGES; HIERARCHICAL SYSTEMS; INTEGRATED CONTROL; ITERATIVE METHODS; MACHINING; MATHEMATICAL MODELS; OBJECT ORIENTED PROGRAMMING; PROGRAMMABLE LOGIC CONTROLLERS;

FLEXIBLE MANUFACTURING SYSTEMS;

EID: 0036703681     PISSN: 1042296X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TRA.2002.802206     Document Type: Article

References (27)

1. M. Mehrabi, A. G. Ulsoy, and Y. Koren, "Reconfigurable manufacturing systems: Key to future manufacturing," in Jpn. USA Symp. Flexible Automation, Otsu, Japan, July 1998, pp. 677-682.
2. J. E. Hopcroft and J. D. Ullman, Introduction to Automata Theory, Languages and Computation. New York: Addison-Wesley, 1979.
3. T. Murata, "Petri nets: Properties, analysis and applications," Proc. IEEE, vol. 77, pp. 683-690, Apr. 1989.
4. R. Millner, A Calculus of Communicating Systems. New York: Springer-Verlag, 1980.
5. P. J. G. Ramadge and W. M. Wonham, "The control of discrete event systems," Proc. IEEE, vol. 77, pp. 81-98, Jan. 1989.
6. R. Kumar, and V. K. Garg, Modeling and Control of Logical Discrete Event Systems. Norwell, MA: Kluwer, 1990.
7. E. Park, D. M. Tilbury, and P. P. Khargonekar, "A formal implementation of logic controllers for machining systems using petri nets and sequential function charts," in Jpn., USA Symp. Flexible Automation, Otsu, Japan, July 1998, pp. 683-690.
8. M. R. Lucas, E. W. Endsley, and D. M. Tilbury, "Coordinated logic control for reconfigurable machine tools," in Proc. Amer. Control Conf., San Diego, California, 1999, pp. 2107-2114.
9. S. Birla, "Software modeling for reconfigurable machine tool controllers," Ph.D. dissertation, Dept. Comput. Sci., Univ. Michigan, Ann Arbor, 1997.
10. J. S. Ostroff, "A visual toolset for the design of real-time discrete event systems," IEEE Trans. Control Syst. Technol., vol. 5, pp. 320-337, May 1997.
11. Z. Manna and A. Pnueli, Temporal Verification of Reactive Systems (Safety). New York: Springer-Verlag, 1995.
12. Z. Manna, M. Colon, B. Finkbeiner, H. Sipma, and T. Uribe, "Abstraction and modular verification of infinite-state reactive systems," in Requirements Targeting Software and Systems Engineering (RTSE). New York: Springer-Verlag, 1998, pp. 273-292.
13. Z. Manna, "Step: The Stanford Temporal Prover," Comput. Sci. Dept., Stanford Univ., Stanford, CA, STAN-CS-TR-94-1518, 1994.
14. K. L. McMillan, "Symbolic model checking-An approach to the state explosion problem," Ph.D. dissertation, SCS, Carnegie Mellon Univ., Pittsburgh, PA, 1992.
15. M. J. C. Gordon and T. F. Melham, Introduction to HOL: A Theorem Proving Environment for Higher Order Logic. Oxford, U.K.: Oxford Univ. Press, 1993.
16. L. C. Paulson, Isabelle: A Generic Theorem Prover: Springer-Verlag, 1994, vol. 828, Lecture Notes in Computer Science.
17. G. J. Holzmann, Design and Validation of Computer Protocols, ser. Software. Englewood Cliffs, NJ: Prentice-Hall, 1991.
18. R. H. Hardin, Z. Harel, and R. P. Kurshan, "COSPAN," in Proc. 8th Int. Conf. Computer Aided Verification, 1996, pp. 421-427.
19. M. Y. Vardi and P. Wolper, "Reasoning about infinite computations," Inform. and Computat., vol. 115, no. 1, pp. 1-37, Nov. 1994.
20. O. Bernholtz, M. Y. Vardi, and P. Wolper, "An automata-theoretic approach to branching-time model checking," in Proc. 6th Int. Conf. Computer Aided Verification, 1994, pp. 142-155.
21. D. Harel, "Statecharts: A visual formalism for complex systems," Sci. Comput. Programming, pp. 231-274, Aug. 1987.
22. Stateflow User Guide, The Mathworks Inc., 1999.
23. D. Kalita and P. P. Khargonekar, "SF2STeP: A CAD tool for formal verification of timed stateflow diagrams," in IEEE CCA/CACSD Conference, Anchorage, AK, Sept. 2000.
24. Z. Manna, "User Manual of Step," Comput. Sci. Dept., Stanford Univ., STAN-CS-TR-95-1562, 1995.
25. B. A. Bradin and W. M. Wonham, "Supervisory control of timed discrete-event systems," IEEE Trans. Automat. Contr., vol. 39, pp. 329-341, Feb. 1994.
26. O. Maler, A. Pnueli, and J. Sifakis, "On the synthesis of discrete controllers for timed systems," in Proc. STACS'95, E. Mayr and C. Puech, Eds., 1995, pp. 229-242.
27. M. Lawford and W. M. Wonham, "Equivalence preserving transformations for timed transition models," IEEE Trans. Automat. Cont., vol. 40, pp. 1167-1179, July 1995.