Fair scheduling in Internet routers

IEEE Transactions on Computers

Volumn 51, Issue 6, 2002, Pages 686-701

  Ni, Nan ^a,b   Bhuyan, Laxmi Narayan ^a,c  

^a IEEE   (United States)

^b IBM   (United States)

^c University of California Riverside   (United States)

Author keywords

Buffer management; Decongestion mechanism; Fair bandwidth allocation; Quality of service; Switch scheduling; Web traffic

Indexed keywords

FAIR SCHEDULING (FS) SCHEME;

BANDWIDTH; CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; CONGESTION CONTROL (COMMUNICATION); ELECTRIC SWITCHES; INTERNET; QUALITY OF SERVICE; RESOURCE ALLOCATION; SCHEDULING; TELECOMMUNICATION TRAFFIC;

ROUTERS;

EID: 0036603414     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2002.1009152     Document Type: Article

References (38)

1. High speed switch scheduling for local area networks
2. Internet web servers: Workload characterization and performance implications
3. Packet reassembly during cell loss
4. Generating representative web workloads
5. 2Q: Worst-case fair weighted fair queueing
6. Web caching and zipf-like distributions: Evidence and implications
7. Self-similarity in world wide web traffic: Evidence and possible causes
8. Analysis and simulation of a fair queueing algorithm
9. Evaluation of multi-queue buffered multistage interconnection networks under uniform and non-uniform traffic patterns
10. Random early detection gateways for congestion avoidance
11. Dynamics of TCP traffic over ATM networks
12. Optimal buffer sharing
13. Scheduling algorithms for input-queued switches: Randomized techniques and experimental evaluation
14. Start-time fair queuing: A scheduling algorithm for integrated services
15. Design and implementation of a fast crossbar schedule
16. A simulation study of packet forwarding method over ATM
17. Input versus output queueing on a space-division packet switch
18. Issues and trends in router design
19. Input-queued switching with QoS guarantees
20. Fair scheduling in wireless packet networks
21. Traffic analysis of a web proxy caching hierarchy
22. The iSLIP scheduling algorithm for input-queued switches
23. Achieving 100% throughput in an input-queued switch
24. Tiny tera: A packet switch core
25. IP routers: New tool for gigabit networking
26. Designing buffer management policies at an IP/ATM gateway
27. On the provision of quality-of-service guarantees for input queued switches
28. A generalized processor sharing approach to flow control in integrated services networks: The single-node case
29. A 50-Gb/s IP router
30. Wide area traffic: The failure of poisson modeling
31. Exploring the switch design space in a CC-NUMA multiprocessor environment
32. FIRM: A class of distributed scheduling algorithm for high-speed ATM switches with multiple input queues
33. Implementing distributed packet fair queueing in scalable switch architecture
34. Providing bandwidth guarantees in an input-buffered crossbar switch
35. Service disciplines for guaranteed performance service in packet-switching networks