A knowledge-based expert system for automatic visual VLSI reverse-engineering: VLSI layout version

IEEE Transactions on Systems, Man, and Cybernetics Part A:Systems and Humans.

Volumn 32, Issue 3, 2002, Pages 428-436

  Bourbakis, N G ^a   Mogzadeh, A ^b   Mertoguno, S ^b   Koutsougeras, C ^c  

^a Wright State University   (United States)

^b BINGHAMTON UNIVERSITY   (United States)

^c TULANE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; FLIP FLOP CIRCUITS; INTEGRATED CIRCUIT LAYOUT; KNOWLEDGE REPRESENTATION; LOGIC DESIGN; MICROPROCESSOR CHIPS; REVERSE ENGINEERING; VLSI CIRCUITS;

HIERARCHICAL ATTRIBUTED GRAPH STRUCTURE; VERY LARGE SCALE INTEGRATION CHIP DESIGN;

EXPERT SYSTEMS;

EID: 0036589528     PISSN: 10834427     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSMCA.2002.805765     Document Type: Letter

References (18)

1. A. Hekmatpour and P. Chau, "AI techniques and object-oriented technology for VLSI design space representation, optimization, and management," in Applications of Artificial Intelligence VIII. Bellingham, WA: SPIE, 1990, vol. 1293, pp. 85-94.
2. R. F. Jacome and M. A. Lanca, "An environment for the development of KBd expert systems for assistance to VLSI design," in Proc. Mediterranean Electrotechn. Conf., 1989, pp. 315-319.
3. L. K. Alberts, C. Juijs, N. J. I. Mars, and L. Spaanenburg, "A KBd approach to VLSI design in an open CAD-environment." J. Microprocess. Microprogram., vol. 27, no. 1-5, pp. 77-84, Aug. 1989.
4. M. Loupis and G. Tziallas, "A knowledge-based framework of VLSI design," J. Microprocess. Microprogram., vol. 28, no. 1-5, pp. 327-331, Mar. 1990.
5. A. Miller, "From expert assistant to design verification applications of AI to VLSI design," in Proc. IEEE Southeastcon, 1989, pp. 406-409.
6. P. Y. Hsiao and C. C. Tsai, "Expert compactor: A knowledge-base application in VLSI layhout compaction," Proc. IEEE, vol. 138, pp. 13-20, Jan. 1991.
7. M. Hulin and J. Heistermann, "Partitioning of digital designs: Knowledge based approach and concepts for its parallelization," J. Microprocess. Microprogram., vol. 27, no. 1-5, pp. 69-75, Aug. 1989.
8. A. Mukherjee, Introduction to nMOS & CMOS VLSI System Design. Englewood Cliffs, NJ: Prentice-Hall, 1986.
9. J. Gattiker and N. Bourbakis, "Structural and functional representation of knowledge using SPNs," in Proc. Int. Conf. SEKE, Rockville, MD, June 1995.
10. T. R. Gowrishankar and N. G. Bourbakis, "Specifications for the development of a knowledge-based image-interpretation system," Int. J. Eng. Applicat. AI, vol. 3, June 1990.
11. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: Systems Perspective. Reading, MA: Addison-Wesley, 1985.
12. N. G. Bourbakis, and C. V. Ramamoorthy, "Specifications for the development of an expert tool for the automatic optical understanding of electronic circuits: VLSI reverse engineering," in Proc. IEEE VLSI Test Symp., 1991, pp. 98-103.
13. N. Bourbakis and I. N. Savvides, "Geometric transformations of optimum VLSI layout placement," J. Microprocess. Microprogram., vol. 25, pp. 163-170, 1989.
14. N. Bourbakis and N. Rice, "An expert tool for automatic visual VLSI reverse engineering," in Proc. Int. Conf. SEKE, June 1993.
15. N. Bourbakis and M. Mortazavi, "A methodology for compact floor-planning of blocks," in Proc. IEEE Conf. ATC, 1994.
16. Reverse Engineering, Software Engineering Newsletter, vol. 11, no. 3, 1993.
17. B. Blum, "Issues in project estimation for re-engineering," in Proc. third Annu. Workshop Syst. Re-eng. Technol. Workshop NSWC, Aug. 1992.
18. N. Bourbakis, C. Alexopoulos, and A. Klinger, "The parallel implementation of the SCAN language," Int. J. Comput. Lang., vol. 14, 1989.