Applications and issues for ferroelectric NVMs

Materials Science in Semiconductor Processing

Volumn 5, Issue 2-3, 2002, Pages 305-310

  Zambrano, Raffaele ^a  

^a STMICROELECTRONICS   (Italy)

Author keywords

Ferroelectrics; NVMs; Smart cards; Standalone memories

Indexed keywords

ASPECT RATIO; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT MANUFACTURE; METALLIZING; NONVOLATILE STORAGE; SMART CARDS; STATIC RANDOM ACCESS STORAGE;

STANDALONE MEMORIES;

FERROELECTRIC MATERIALS;

EID: 0036557753     PISSN: 13698001     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1369-8001(02)00100-2     Document Type: Conference Paper

References (15)

1. Zambrano R, Casagrande G, Bez R. Non-volatile memory technology. In: IEDM '01 Short Course. Washington, DC, USA, December 2001.
2. Lai S, Lowrey T. OUM - a 180 nm nonvolatile memory cell element technology for stand alone and embedded applications. In: Proceedings of the IEDM '01 Conference, Washington DC, Paper 36.5, 2001.
3. Tehrani S. Magnetoresistive RAM (MRAM). In: IEDM '01 Short Course. Washington DC, USA, December 2001.
4. Yang B, Kang YM, Lee SS, Noh KH, Kim NK, Yeom SJ, Kang NS, Yoon HG. Highly reliable 1 Mbit ferroelectric memories with newly developed BLT thin films and steady integration schemes. In: Proceedings of the IEDM '01 Conference, Washington DC, Paper 36.2, 2001.
5. Zambrano R. Driving applications for ferroelectric NVMs. Proceedings of the ISIF 2000 Conference on Integrated Ferroelectrics, Aachen, Germany. vol. 33, 2001. p. 1-8.
6. Yamazaki T, Inoue K, Miyazawa H, Nakamura M, Sashida N, Satomi R, Kerry A, Katoh Y, Noshiro H, Takai K, Shinohara R, Ohno C, Nakajima T, Furumura Y, Kawamura S. Advanced 0.5 μm FRAM device technology with full compatibility of half-micron CMOS logic device. In: Proceedings of the IEDM '97 Conference, Washington DC, Paper 25.5, 1997.
7. Lisoni J, Maes D, Everaert JL, Johnson J, Paraschiv V, Haspeslagh L, Wouters DJ, Casella P, Corvasce C, Zambrano R, Monchoix H, Van Autryve L. Oxygen barrier for stacked SBT-FeCap on W-plugs. In: Proceedings of the IFFF 2002 Conference, Nara, Japan, Paper 31A-TF7-3C, 2002.
8. Kim HH, Song YJ, Lee SY, Joo HJ, Jang NW, Jung DJ, Park YS, Park SO, Lee KM, Joo SH, Lee SW, Nam SD, Kim K. Novel integration technologies for highly manufacturable 32 Mb FRAM. In: Proceedings of the VLSI Technology Symposium, Hawaii, USA, 2002.
9. Park IS, Kim YK, Lee SM, Chung JH, Kang SB, Park CS, Yoo CY, Lee SI, Lee MY. Ultra-thin EBL (encapsulation barrier layer) for ferroelectric capacitor. In: Proceedings of the IEDM '97 Conference, Washington DC, Paper 25.6, 1997.
10. Kishii S, Miyazawa H, Katoh Y, Misawa N, Eshita T, Arimoto Y. Al Interconnect/Cu plug structure for FeRAM multilevel interconnect. In: Proceedings of the VLSI Technology Symposium, Kyoto, Japan, Paper 10B-3, 1999.
11. Amanuma K, Tatsumi T, Maejima Y, Takahashi S, Hada H, Kizaki H, Kunio T. Capacitor-on-metal/via-stacked-plug (CMVP) memory cell for 0.25 μm CMOS embedded FeRAM. In: Proceedings of the IEDM '98 Conference, S. Francisco, USA, Paper 13.5, 1998.
12. 3/Ir capacitors. In: Proceedings of the ISIF 2000 Conference, Aachen, Germany, Paper 019C, 2000.
13. Everaert JL, Bartic A, Kaczer B, Wouters D, Monchoix H, Mitaut C, Van Autryve L, Pavano R, Casella P, Zambrano R. Development of an SBT MOCVD production process for FeRAM applications. In: Proceedings of the ISIF 2001 Conference, Colorado Springs, USA, Paper 8.2.1, 2001.
14. Nishi H. Does memory of dream come true? (Market prospects and technical hurdle for FRAM). In: Proceedings of the IFFF 2002 Conference, Nara, Japan, Paper 30A-PL2-1PL, 2002.
15. Park YG. Status, issues on FeRAM integration and characterization. In: Proceedings of the IFFF 2002 Conference, Nara, Japan, Paper 30B-FD2-1IN, 2002.