An efficient algorithm for out-of-core matrix transposition

IEEE Transactions on Computers

Volumn 51, Issue 4, 2002, Pages 420-438

  Suh, Jinwoo ^a,b   Prasanna, Viktor K ^a,c  

^a IEEE   (United States)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^c University of Southern California ^*  (United States)

Author keywords

Data transfer time; Execution time; I O time; Index computation time; Matrix transpose; Out of core

Indexed keywords

MATRIX TRANSPOSITION;

ALGORITHMS; BUFFER STORAGE; DATA TRANSFER; INPUT OUTPUT PROGRAMS; MATHEMATICAL MODELS; MATRIX ALGEBRA;

COMPUTATION THEORY;

EID: 0036538429     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.995452     Document Type: Article

References (28)

1. The input/output complexity of sorting and related problems
2. n matrices
3. Sonar beamforming challenge problems
4. Hierarchical tiling for improved superscalar performance
5. RAID: High performance, reliable secondary storage
6. Early experiences in evaluating the parallel disk model with the ViC* implementation
7. Asymptotically tight bounds for performing BMMC permutations on parallel disk systems
8. A method on transposing externally stored matrices
9. A fast computer method for matrix transposing
10. Permuting information in idealized two-level storage
11. Benchmarking methodology for real-time embedded scalable high performance computing
12. Scalable parallel computers for real-time signal processing
13. Optimal read-once parallel disk scheduling
14. An improved parallel prefetching algorithm
15. Efficient transposition algorithms for large matrices
16. A mapping methodology for designing software task pipelines for embedded signal processing
17. Scalable portable implementations of space-time adaptive processing
18. Efficient algorithms for block-cyclic redistribution of arrays
19. Parallel implementation of 2D FFT on high performance computing platforms
20. A generalization of Eklundh's algorithm for transposing large matrices
21. Computability of recursive functions
22. Portable implementation of real time signal processing benchmarks on HPC platforms
23. Algorithms for parallel memory I: Two-level memories