메뉴 건너뛰기




Volumn 91, Issue 7, 2002, Pages 4637-4645

Evaluation of grain boundary trap states in polycrystalline-silicon thin-film transistors by mobility and capacitance measurements

Author keywords

[No Author keywords available]

Indexed keywords

BARRIER POTENTIAL; CAPACITANCE VOLTAGE CHARACTERISTIC; EFFECTIVE MOBILITIES; ERROR EFFECT; EVALUATING METHOD; EXCIMER LASER ANNEALING CRYSTALLIZATION; FIELD EFFECTS; GATE BIAS DEPENDENCE; GRAIN SIZE; INTERFACE TRAP STATE; POISSON'S EQUATION; POLY-SI TFTS; THEORETICAL BASIS; TRAP STATE; TRAP STATE DENSITY;

EID: 0036536114     PISSN: 00218979     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.1454202     Document Type: Article
Times cited : (59)

References (29)
  • 1
    • 0016597193 scopus 로고
    • jaJAPIAU 0021-8979
    • J. Y. W. Seto, J. Appl. Phys. 46, 5247 (1975). jap JAPIAU 0021-8979
    • (1975) J. Appl. Phys. , vol.46 , pp. 5247
    • Seto, J.Y.W.1
  • 13
    • 0001128089 scopus 로고
    • jaJAPIAU 0021-8979
    • J. R. Ayres, J. Appl. Phys. 74, 1787 (1993). jap JAPIAU 0021-8979
    • (1993) J. Appl. Phys. , vol.74 , pp. 1787
    • Ayres, J.R.1
  • 26
    • 70449615407 scopus 로고    scopus 로고
    • 4701 Patrick Henry Drive, Bldg. 2, Santa Clara, CA 95054
    • Silvaco International, 4701 Patrick Henry Drive, Bldg. 2, Santa Clara, CA 95054.
    • Silvaco International
  • 28


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.