VLSI implementation of fuzzy adaptive resonance and learning vector quantization

Analog Integrated Circuits and Signal Processing

Volumn 30, Issue 2, 2002, Pages 149-157

  Lubkin, Jeremy ^a   Cauwenberghs, Gert ^a  

^a Johns Hopkins University   (United States)

Author keywords

Adaptive resonance; Analog memory; Learning on silicon; Vector quantization

Indexed keywords

FABRICATION; FUZZY SETS; NEURAL NETWORKS; ONLINE SYSTEMS; PARALLEL PROCESSING SYSTEMS; RESONANCE; VECTOR QUANTIZATION;

ADAPTIVE RESONANCE THEORY (ART);

VLSI CIRCUITS;

EID: 0036470223     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1013755728265     Document Type: Conference Paper

References (26)

1. Adaptive pattern classification and universal recoding, I: Parallel development and coding of neural feature detectors
2. Fuzzy ART: Fast stable learning and categorization of analog patterns by an adaptive resonance system
3. Mixed-mode VLSI implementation of fuzzy ART
4. A micropower learning vector quantizer for parallel analog-to-digital data compression
5. A learning parallel analog-to-digital vector quantizer
6. Fault-tolerant dynamic multi-level storage in analog VLSI
7. Winner-take-all networks of O(n) complexity
8. Current-mode subthreshold MOS circuits for analog VLSI neural systems
9. A real time clustering CMOS neural engine
10. Implementation of a learning Kohonen neuron based on a new multilevel storage technique
11. A VLSI neural processor for image data-compression using self-organization networks
12. A charge-based on-chip adaptation Kohonen neural network
13. An 8b CMOS vector A/D converter
14. A charge-based CMOS parallel analog vector quantizer
15. Neuron-MOS correlator based on manhattan distance computation for event recognition hardware
16. Micropower analogue building blocks for template matching in implantable devices
17. A VLSI architecture for fast clustering with fuzzy ART neural networks
18. A micropower adaptive linear transform veetor quantiser
19. Analog VLSI stochastic perturbative learning architectures
20. A micropower CMOS algorithmic A/D/A converter
21. Analog VLSI long-term dynamic storage
22. Charge-mode parallel architecture for matrix-vector multiplication