Implementation of a high-performance genetic algorithm processor for hardware optimization

IEICE Transactions on Electronics

Volumn E85-C, Issue 1 SPEC., 2002, Pages 195-203

  Kim, Jinjung ^a   Choi, Yunho ^b   Lee, Chongho ^c   Chung, Duckjin ^c  

^a LG Electronics Inc   (South Korea)

^b SAMSUNG Electronics   (South Korea)

^c Inha University   (South Korea)

Author keywords

FPGA; Genetic algorithm; Optimization

Indexed keywords

COMPUTATION THEORY; COMPUTER SIMULATION; GENETIC ALGORITHMS; OPTIMIZATION;

STEADY-STATE MODELS;

OPTICAL COMMUNICATION;

EID: 0036456457     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (12)

1. D.E. Goldberg, ed., Genetic Algorithm in search, Optimization, and Machine Learning, Addison-Wesley, 1989.
2. G. Sysweda, "Uniform crossover in genetic algorithm," Proc. ICGA-89, 1989.
3. Z. Michalewiez, ed., Genetic Algorithms + Data Structures = Evolution Programs, Springer-Verlag, 1994.
4. S.D. Scott, A. Samal, and S. Seth, "HGA: A hardwarebased genetic algorithm," Proc. ACM/SIMDA 3rd International Symposium on FPGA, pp.53-59, 1995.
5. B. Shackleford, E. Okushi, M. Yasuda, H. Koizumi, K. Seo, T. Iwamoto, and H. Yasuura, "A high-performance hardware implementation of a survival-based genetic algorithm," ICONIP'97, pp.686-691, Nov. 1997.
6. I. Kajitani, T. Hoshino, D. Nishikawa, H. Yokoi, S. Nakaya, T. Yamauchi, T. Inuo, N. Kajihara, M. Iwata, D. Keymeulen, and T. Higuchi, "A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI," Evolvable Systems: From Biology to Hardware, Lecture Notes in Computer Science 1478, pp.1-12, Springer-Verlag, 1998.
7. N. Yoshida, T. Moriki, and T. Yasuoka, "GAP: Genetic VLSI processor for genetic algorithm," Second International ICSC Symp. on Soft Computing, pp.341-345, 1997.
8. S. Wakabayashi, T. Koide, K. Hatta, Y. Nakayama, M. Goto, and N. Toshine, "GAA: A VLSI genetic algorithm accelerator with on-the-fly adaptation of crossover operators," ISCAS 98, 1998.
9. D. Mihaila, F. Fagarasan, and M.G. Negoita, "Architectural implications of genetic algorithms complexity in evolvable hardware implementation," EUFIT'96, vol.1, pp.400-404, Sept. 1996.
10. P. Hortensius, R. McLeod, and H. Card, "Parallel random number generation for VLSI system using cellular automata," IEEE Trans. Comput., vol.38, no.10, pp.1466-1473, Oct. 1989.
11. P. Kenyon, S. Seth, P. Agrawal, and A. Clematis, "Programming pipelined CAD applications on message architectures, concurrency practice and Experience," vol.7, no.4, pp.315-337, June 1995.
12. J.E. Beasley and P.C. Chu, "A genetic algorithm for the set covering problem," European Journal of Operational Research, vol.94, no.2, pp.392-404, Oct. 1996.