-
1
-
-
0025480231
-
A new procedure for weighted random built-in self-test
-
F. Muradali, V.K. Agarwal, and B. Nadeu-Dostie, "A New Procedure for Weighted Random Built-In Self-Test", Proc. of Int'l Test Conference, pp. 660-669, 1990.
-
(1990)
Proc. of Int'l Test Conference
, pp. 660-669
-
-
Muradali, F.1
Agarwal, V.K.2
Nadeu-Dostie, B.3
-
2
-
-
0024125931
-
Multiple distributions for biased random test patterns
-
H.J. Wunderlich, "Multiple Distributions for Biased Random Test Patterns", Proc. of Int'l Test Conference, pp. 236-244, 1988.
-
(1988)
Proc. of Int'l Test Conference
, pp. 236-244
-
-
Wunderlich, H.J.1
-
4
-
-
0026675962
-
Cube-contained random patterns and their application to the complete testing of synthesized multi-level circuits
-
S. Pateras, and J. Rajski, "Cube-Contained Random Patterns and Their Application to the Complete Testing of Synthesized Multi-Level Circuits", Proc. of Int'l Test Conference, pp. 473-482, 1991.
-
(1991)
Proc. of Int'l Test Conference
, pp. 473-482
-
-
Pateras, S.1
Rajski, J.2
-
5
-
-
0027629166
-
3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits
-
July
-
I. Pomeranz, and S.M. Reddy "3-Weight Pseudo-Random Test Generation Based on a Deterministic Test Set for Combinational and Sequential Circuits", IEEE Trans. on Computer-Aided Design of Circuits and Systems, Vol. 12, No. 7, pp. 1050-1058, July 1993.
-
(1993)
IEEE Trans. on Computer-Aided Design of Circuits and Systems
, vol.12
, Issue.7
, pp. 1050-1058
-
-
Pomeranz, I.1
Reddy, S.M.2
-
7
-
-
84961240995
-
Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift registers
-
S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois, "Generation of Vector Patterns Through Reseeding of Multiple-polynomial Linear Feedback Shift Registers", Proc. of Int'l Test Conference, pp. 120-129, 1992.
-
(1992)
Proc. of Int'l Test Conference
, pp. 120-129
-
-
Hellebrand, S.1
Tarnick, S.2
Rajski, J.3
Courtois, B.4
-
8
-
-
0027834272
-
An efficient BIST scheme based on reseeding of multiple polynomial linear feedback shift registers
-
S. Venkataraman, J. Rajski, S.Hellebrand, and S. Tarnick, "An Efficient BIST Scheme Based on Reseeding of Multiple Polynomial Linear Feedback Shift Registers", IEEE Int'l Conf. on Computer Aided Design, pp. 572-577, 1993.
-
(1993)
IEEE Int'l Conf. on Computer Aided Design
, pp. 572-577
-
-
Venkataraman, S.1
Rajski, J.2
Hellebrand, S.3
Tarnick, S.4
-
9
-
-
0000740083
-
Test point insertion for scan-based BIST
-
April
-
B. Seiss, P.M. Trouborst, and M.H. Schulz, "Test point Insertion for Scan-Based BIST", Proc. of European Test Conference, pp. 253-262, April 1991.
-
(1991)
Proc. of European Test Conference
, pp. 253-262
-
-
Seiss, B.1
Trouborst, P.M.2
Schulz, M.H.3
-
10
-
-
0030404034
-
Constructive multi-phase test point insertion for scan-based BIST
-
N. Tamarapalli, and J. Rajski, "Constructive Multi-Phase Test Point Insertion for Scan-Based BIST", Proc. of Int'l Test Conference, pp. 649-658, 1996.
-
(1996)
Proc. of Int'l Test Conference
, pp. 649-658
-
-
Tamarapalli, N.1
Rajski, J.2
-
11
-
-
0024886109
-
Testing VLSI chips with weighted random patterns
-
J.A. Waicukauski, and F. Motika, "Testing VLSI Chips with Weighted Random Patterns", Proc. of Symp. on VLSI Technology, Systems and Applications, pp. 149-154, 1989.
-
(1989)
Proc. of Symp. on VLSI Technology, Systems and Applications
, pp. 149-154
-
-
Waicukauski, J.A.1
Motika, F.2
-
12
-
-
0029755980
-
Deterministic pattern generation for weighted random pattern testing
-
B. Reeb, and H.J. Wunderlich, "Deterministic Pattern Generation for Weighted Random Pattern Testing", Proc. of European Design and Test Conf., pp. 1023-1030, 1996.
-
(1996)
Proc. of European Design and Test Conf.
, pp. 1023-1030
-
-
Reeb, B.1
Wunderlich, H.J.2
-
13
-
-
0024915808
-
Hardware-based weighted random pattern generation for boundary scan
-
F. Brglez, C. Gloster, and G. Kedem, "Hardware-Based Weighted Random Pattern Generation for Boundary Scan", Proc. of Int'l Test Conference, pp. 264-274, 1989.
-
(1989)
Proc. of Int'l Test Conference
, pp. 264-274
-
-
Brglez, F.1
Gloster, C.2
Kedem, G.3
-
14
-
-
0025487032
-
Built-in self test with weighted random pattern hardware
-
F. Brglez, C. Gloster, and G. Kedem, "Built-In Self Test with Weighted Random Pattern Hardware", Proc. of Int'l Conf. on Computer Design, pp. 161-166, 1990.
-
(1990)
Proc. of Int'l Conf. on Computer Design
, pp. 161-166
-
-
Brglez, F.1
Gloster, C.2
Kedem, G.3
-
16
-
-
0002945896
-
Altering a pseudo-random bit sequence for scan based BIST
-
N.A. Touba, and E.J. McCluskey, "Altering a Pseudo-random Bit Sequence for Scan Based BIST", Proc. of Int'l Test Conference, pp. 649-658, 1996.
-
(1996)
Proc. of Int'l Test Conference
, pp. 649-658
-
-
Touba, N.A.1
McCluskey, E.J.2
-
17
-
-
0035681202
-
Low hardware overhead scan based 3-weight weighted random BIST
-
S. Wang, "Low Hardware Overhead Scan Based 3-Weight Weighted Random BIST", Proc. of Int'l Test Conference, pp. 868-877, 2001.
-
(2001)
Proc. of Int'l Test Conference
, pp. 868-877
-
-
Wang, S.1
-
18
-
-
0033741772
-
Hidden Markov and independence models with patterns for sequential BIST
-
L. Brehelin et al., "Hidden Markov and Independence Models with Patterns for sequential BIST", Proc. of VLSI Test Symposium, pp. 359-367, 2000.
-
(2000)
Proc. of VLSI Test Symposium
, pp. 359-367
-
-
Brehelin, L.1
-
19
-
-
0033740888
-
Virtual scan chains: A means for reducing scan length in cores
-
A. Jas, B. Pouya and N.A. Touba, "Virtual Scan Chains: A Means for reducing Scan Length in Cores", Proc. of VLSI Test Symposium, pp. 73-78, 2000.
-
(2000)
Proc. of VLSI Test Symposium
, pp. 73-78
-
-
Jas, A.1
Pouya, B.2
Touba, N.A.3
-
20
-
-
0024913805
-
Combinational profiles of sequential benchmark circuits
-
F. Brglez, D. Bryan, and K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits", Proc. of Int'l Symp. on Circuits and Systems, pp. 1929-1934, 1989.
-
(1989)
Proc. of Int'l Symp. on Circuits and Systems
, pp. 1929-1934
-
-
Brglez, F.1
Bryan, D.2
Kozminski, K.3
-
21
-
-
0003540734
-
Probability, statistics, and queueing theory with computer science applications
-
Academic Press, New York, San Francisco, London
-
A.O. Allen, "Probability, Statistics, and Queueing Theory with Computer Science Applications", Academic Press, New York, San Francisco, London, 1978.
-
(1978)
-
-
Allen, A.O.1
|